{"id":128,"date":"2023-07-13T06:56:33","date_gmt":"2023-07-13T13:56:33","guid":{"rendered":"https:\/\/www.missinglinkelectronics.com\/devzone\/?page_id=128"},"modified":"2026-06-02T09:32:50","modified_gmt":"2026-06-02T16:32:50","slug":"evaluation-reference-design","status":"publish","type":"page","link":"https:\/\/www.missinglinkelectronics.com\/devzone\/evaluation-reference-design\/","title":{"rendered":"Eval Design"},"content":{"rendered":"\n<h2 class=\"wp-block-heading\">Evaluation Reference Design<\/h2>\n\n\n\n<p>MLE provides its IP-Cores usually as an Evaluation Reference Design (ERD) which not only allows to see how the implementation is done but also functions as a test platform to evaluate the performance and functions of the IP.&nbsp;<\/p>\n\n\n\n<div style=\"height:20px\" aria-hidden=\"true\" class=\"wp-block-spacer\"><\/div>\n\n\n\n<h3 class=\"wp-block-heading\" style=\"font-size:24px\"><a href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/docs\/npapdemo\/index.html\" target=\"_blank\" rel=\"noreferrer noopener\">TCP\/UDP\/IP Evaluation Reference Design (MLE NPAP)<\/a><\/h3>\n\n\n\n<p>MLE <a href=\"https:\/\/www.missinglinkelectronics.com\/ip-cores\/npap-tcp-udp-ip-stack\/\">TCP\/UDP\/IP Network Protocol Accelerator Plaform (NPAP)<\/a> is a highly configurable IP Core. MLE uses multiple designs with different configurations on multiple boards to cover all the functions NPAP offers. A single ERD can include multiple NPAP instances, each connected to a different SFP port. This approach is used to demonstrate different PHY attachment methods or to showcase higher throughput by running multiple instances in parallel.<\/p>\n\n\n\n<div class=\"wp-block-ultimate-post-button-group ultp-block-607074\"><div class=\"ultp-button-wrapper ultp-button-frontend ultp-anim-none\">\n<a class=\"wp-block-ultimate-post-button ultp-block-d2ebaa ultp-button-layout1\" href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/docs\/npapdemo\/index.html\" target=\"_blank\" rel=\"noopener\"><div class=\"ultp-btnIcon-wrap\"><svg xmlns=\"http:\/\/www.w3.org\/2000\/svg\" fill=\"none\" viewBox=\"0 0 24 24\">\n  <circle cx=\"12\" cy=\"12\" r=\"10\" stroke=\"currentColor\" stroke-width=\"1.5\"\/>\n  <path stroke=\"currentColor\" stroke-linecap=\"round\" stroke-linejoin=\"round\" stroke-width=\"1.5\" d=\"m13 8.5 3.5 3.5m0 0L13 15.5m3.5-3.5h-9\"\/>\n<\/svg>\n<\/div><div class=\"ultp-button-text\">TCP\/UDP\/IP NPAP Evaluation Design<\/div><\/a>\n<\/div><\/div>\n\n\n\n<div style=\"height:50px\" aria-hidden=\"true\" class=\"wp-block-spacer\"><\/div>\n\n\n\n<div style=\"height:50px\" aria-hidden=\"true\" class=\"wp-block-spacer\"><\/div>\n","protected":false},"excerpt":{"rendered":"<p>Evaluation Reference Design MLE provides its IP-Cores usually as an Evaluation Reference Design (ERD) which not only allows to see how the implementation is done but also functions as a test platform to evaluate the performance and functions of the IP.&nbsp; TCP\/UDP\/IP Evaluation Reference Design (MLE NPAP) MLE TCP\/UDP\/IP Network Protocol Accelerator Plaform (NPAP) is<\/p>\n<p class=\"more-link\"><a href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/evaluation-reference-design\/\" class=\"themebutton\">Read More<\/a><\/p>\n","protected":false},"author":10,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"","meta":{"_themeisle_gutenberg_block_has_review":false,"footnotes":""},"categories":[],"tags":[],"class_list":["post-128","page","type-page","status-publish","hentry"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v28.4 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>FPGA IP Core Evaluation Reference Design (ERD) - MLE Developer Zone<\/title>\n<meta name=\"description\" content=\"MLE provides its FPGA IP Cores usually as an Evaluation Reference Design (ERD) for Network and Storage Acceleration.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"FPGA IP Core Evaluation Reference Design (ERD) - MLE Developer Zone\" \/>\n<meta property=\"og:description\" content=\"MLE provides its FPGA IP Cores usually as an Evaluation Reference Design (ERD) for Network and Storage Acceleration.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/\" \/>\n<meta property=\"og:site_name\" content=\"MLE Developer Zone\" \/>\n<meta property=\"article:modified_time\" content=\"2026-06-02T16:32:50+00:00\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data1\" content=\"1 minute\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"TechArticle\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/\"},\"author\":{\"name\":\"Anna Schreiber\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\"},\"headline\":\"Eval Design\",\"datePublished\":\"2023-07-13T13:56:33+00:00\",\"dateModified\":\"2026-06-02T16:32:50+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/\"},\"wordCount\":137,\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/\",\"name\":\"FPGA IP Core Evaluation Reference Design (ERD) - MLE Developer Zone\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\"},\"datePublished\":\"2023-07-13T13:56:33+00:00\",\"dateModified\":\"2026-06-02T16:32:50+00:00\",\"description\":\"MLE provides its FPGA IP Cores usually as an Evaluation Reference Design (ERD) for Network and Storage Acceleration.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/evaluation-reference-design\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Eval Design\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\",\"name\":\"MLE Developer Zone\",\"description\":\"Missing Link Electronics MLE Developer Zone and FPGA Application Notes\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\",\"name\":\"Anna Schreiber\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"FPGA IP Core Evaluation Reference Design (ERD) - MLE Developer Zone","description":"MLE provides its FPGA IP Cores usually as an Evaluation Reference Design (ERD) for Network and Storage Acceleration.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/","og_locale":"en_US","og_type":"article","og_title":"FPGA IP Core Evaluation Reference Design (ERD) - MLE Developer Zone","og_description":"MLE provides its FPGA IP Cores usually as an Evaluation Reference Design (ERD) for Network and Storage Acceleration.","og_url":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/","og_site_name":"MLE Developer Zone","article_modified_time":"2026-06-02T16:32:50+00:00","twitter_card":"summary_large_image","twitter_misc":{"Est. reading time":"1 minute"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"TechArticle","@id":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/#article","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/"},"author":{"name":"Anna Schreiber","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe"},"headline":"Eval Design","datePublished":"2023-07-13T13:56:33+00:00","dateModified":"2026-06-02T16:32:50+00:00","mainEntityOfPage":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/"},"wordCount":137,"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/","url":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/","name":"FPGA IP Core Evaluation Reference Design (ERD) - MLE Developer Zone","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#website"},"datePublished":"2023-07-13T13:56:33+00:00","dateModified":"2026-06-02T16:32:50+00:00","description":"MLE provides its FPGA IP Cores usually as an Evaluation Reference Design (ERD) for Network and Storage Acceleration.","breadcrumb":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/devzone.missinglinkelectronics.com\/evaluation-reference-design\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/devzone.missinglinkelectronics.com\/"},{"@type":"ListItem","position":2,"name":"Eval Design"}]},{"@type":"WebSite","@id":"https:\/\/devzone.missinglinkelectronics.com\/#website","url":"https:\/\/devzone.missinglinkelectronics.com\/","name":"MLE Developer Zone","description":"Missing Link Electronics MLE Developer Zone and FPGA Application Notes","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/devzone.missinglinkelectronics.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe","name":"Anna Schreiber"}]}},"_links":{"self":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/pages\/128","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/users\/10"}],"replies":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/comments?post=128"}],"version-history":[{"count":26,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/pages\/128\/revisions"}],"predecessor-version":[{"id":8627,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/pages\/128\/revisions\/8627"}],"wp:attachment":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/media?parent=128"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/categories?post=128"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/tags?post=128"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}