{"id":2178,"date":"2023-09-27T07:37:54","date_gmt":"2023-09-27T14:37:54","guid":{"rendered":"https:\/\/www.missinglinkelectronics.com\/devzone\/?p=2178"},"modified":"2024-06-19T02:12:49","modified_gmt":"2024-06-19T09:12:49","slug":"amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl","status":"publish","type":"post","link":"https:\/\/www.missinglinkelectronics.com\/devzone\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/","title":{"rendered":"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL"},"content":{"rendered":"You must be logged in to view this content.","protected":false},"excerpt":{"rendered":"You must be logged in to view this content.","protected":false},"author":10,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_themeisle_gutenberg_block_has_review":false,"footnotes":""},"categories":[4,12],"tags":[67,55,59,60,63,57,68,65,61,66,58,56,72,69,64,71,70,54],"class_list":["post-2178","post","type-post","status-publish","format-standard","hentry","category-application-notes","category-io_connectivity","tag-display","tag-dri","tag-drm","tag-egl","tag-eglfs","tag-kms","tag-live-video","tag-lvds","tag-mali","tag-mipi-dsi-csi","tag-opengl","tag-opengl-es","tag-petalinux","tag-ps-pl","tag-qt","tag-sdi","tag-vivado","tag-zynq-ultrascale-mpsoc"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v28.4 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL - MLE Developer Zone<\/title>\n<meta name=\"description\" content=\"Direct the video output from Mali GPU integrated AMD\/Xilinx Zynq UltraScale+ MPSoC to FPGA Programmable Logic without a PS DDR.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL - MLE Developer Zone\" \/>\n<meta property=\"og:description\" content=\"Direct the video output from Mali GPU integrated AMD\/Xilinx Zynq UltraScale+ MPSoC to FPGA Programmable Logic without a PS DDR.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/\" \/>\n<meta property=\"og:site_name\" content=\"MLE Developer Zone\" \/>\n<meta property=\"article:published_time\" content=\"2023-09-27T14:37:54+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2024-06-19T09:12:49+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/devzone.missinglinkelectronics.com\/wp-content\/uploads\/2023\/09\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg\" \/>\n<meta name=\"author\" content=\"Anna Schreiber\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Anna Schreiber\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"6 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"TechArticle\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/\"},\"author\":{\"name\":\"Anna Schreiber\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\"},\"headline\":\"AMD\\\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL\",\"datePublished\":\"2023-09-27T14:37:54+00:00\",\"dateModified\":\"2024-06-19T09:12:49+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/\"},\"wordCount\":840,\"image\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2023\\\/09\\\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg\",\"keywords\":[\"display\",\"DRI\",\"DRM\",\"EGL\",\"eglfs\",\"KMS\",\"Live Video\",\"LVDS\",\"Mali\",\"MIPI DSI\\\/CSI\",\"OpenGL\",\"OpenGL ES\",\"PetaLinux\",\"PS-PL\",\"Qt\",\"SDI\",\"Vivado\",\"ZYNQ UltraScale+ MPSoC\"],\"articleSection\":[\"Application Notes\",\"I\\\/O Connectivity\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/\",\"name\":\"AMD\\\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL - MLE Developer Zone\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2023\\\/09\\\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg\",\"datePublished\":\"2023-09-27T14:37:54+00:00\",\"dateModified\":\"2024-06-19T09:12:49+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\"},\"description\":\"Direct the video output from Mali GPU integrated AMD\\\/Xilinx Zynq UltraScale+ MPSoC to FPGA Programmable Logic without a PS DDR.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2023\\\/09\\\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg\",\"contentUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2023\\\/09\\\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg\",\"width\":572,\"height\":298},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/application-notes\\\/io_connectivity\\\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"AMD\\\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\",\"name\":\"MLE Developer Zone\",\"description\":\"Missing Link Electronics MLE Developer Zone and FPGA Application Notes\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\",\"name\":\"Anna Schreiber\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL - MLE Developer Zone","description":"Direct the video output from Mali GPU integrated AMD\/Xilinx Zynq UltraScale+ MPSoC to FPGA Programmable Logic without a PS DDR.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/","og_locale":"en_US","og_type":"article","og_title":"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL - MLE Developer Zone","og_description":"Direct the video output from Mali GPU integrated AMD\/Xilinx Zynq UltraScale+ MPSoC to FPGA Programmable Logic without a PS DDR.","og_url":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/","og_site_name":"MLE Developer Zone","article_published_time":"2023-09-27T14:37:54+00:00","article_modified_time":"2024-06-19T09:12:49+00:00","og_image":[{"url":"https:\/\/devzone.missinglinkelectronics.com\/wp-content\/uploads\/2023\/09\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg","type":"","width":"","height":""}],"author":"Anna Schreiber","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Anna Schreiber","Est. reading time":"6 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"TechArticle","@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#article","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/"},"author":{"name":"Anna Schreiber","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe"},"headline":"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL","datePublished":"2023-09-27T14:37:54+00:00","dateModified":"2024-06-19T09:12:49+00:00","mainEntityOfPage":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/"},"wordCount":840,"image":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2023\/09\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg","keywords":["display","DRI","DRM","EGL","eglfs","KMS","Live Video","LVDS","Mali","MIPI DSI\/CSI","OpenGL","OpenGL ES","PetaLinux","PS-PL","Qt","SDI","Vivado","ZYNQ UltraScale+ MPSoC"],"articleSection":["Application Notes","I\/O Connectivity"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/","url":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/","name":"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL - MLE Developer Zone","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#primaryimage"},"image":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2023\/09\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg","datePublished":"2023-09-27T14:37:54+00:00","dateModified":"2024-06-19T09:12:49+00:00","author":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe"},"description":"Direct the video output from Mali GPU integrated AMD\/Xilinx Zynq UltraScale+ MPSoC to FPGA Programmable Logic without a PS DDR.","breadcrumb":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#primaryimage","url":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2023\/09\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg","contentUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2023\/09\/Prior-Art-ZCU102-Base-TRD-HDMI-TX.jpg","width":572,"height":298},{"@type":"BreadcrumbList","@id":"https:\/\/devzone.missinglinkelectronics.com\/application-notes\/io_connectivity\/amd-xilinx-zynq-ultrascale-mpsoc-ps-mali-gpu-to-pl\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/devzone.missinglinkelectronics.com\/"},{"@type":"ListItem","position":2,"name":"AMD\/Xilinx Zynq UltraScale+ MPSoC PS Mali GPU to PL"}]},{"@type":"WebSite","@id":"https:\/\/devzone.missinglinkelectronics.com\/#website","url":"https:\/\/devzone.missinglinkelectronics.com\/","name":"MLE Developer Zone","description":"Missing Link Electronics MLE Developer Zone and FPGA Application Notes","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/devzone.missinglinkelectronics.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe","name":"Anna Schreiber"}]}},"_links":{"self":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/2178","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/users\/10"}],"replies":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/comments?post=2178"}],"version-history":[{"count":0,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/2178\/revisions"}],"wp:attachment":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/media?parent=2178"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/categories?post=2178"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/tags?post=2178"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}