{"id":6510,"date":"2022-06-08T04:45:30","date_gmt":"2022-06-08T11:45:30","guid":{"rendered":"https:\/\/www.missinglinkelectronics.com\/?p=6510"},"modified":"2026-07-29T06:02:14","modified_gmt":"2026-07-29T13:02:14","slug":"a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq","status":"publish","type":"post","link":"https:\/\/www.missinglinkelectronics.com\/devzone\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/","title":{"rendered":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express (AMD\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ"},"content":{"rendered":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express (AMD\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ Table of Contents A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express (AMD\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQExecutive SummaryAMD\/Xilinx AXI Bridge for PCI Express OverviewPerformance Limitations in certain Scenarios Executive Summary AMD\/Xilinx\u2019 AXI Bridge for PCI Express (PG194) implements a bi-directional communication channel from and to FPGA internal memory mapped AXI4 masters and slaves to and from external PCIe connected memory mapped devices, with the FPGA operating as PCIe endpoint or root port. In many scenarios the performance of forwarding communication between the two protocols, AXI4 and PCIe, is sufficient and the AMD\/Xilinx IP core can be used as well. However, in certain cases tweaking is necessary to achieve the expected throughput. Depending on the amount of extra performance required the modification ranges from simply tuning a hidden parameter to patching the IP\u2019s HDL sources. In the example project used for this description the PCIe peer to peer (P2P) write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2.700 MiB\/s to 4.900 MiB\/s to 8.600 MiB\/s. AMD\/Xilinx AXI Bridge for PCI Express Overview The AMD\/Xilinx AXI Bridge for PCI Express is implemented differently for different AMD\/Xilinx FPGA families. This

Read More<\/a><\/p>","protected":false},"excerpt":{"rendered":"

A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express (AMD\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ Executive Summary AMD\/Xilinx\u2019 AXI Bridge for PCI Express (PG194) implements a bi-directional communication channel from and to FPGA internal memory mapped AXI4 masters and slaves to and from external PCIe connected memory mapped devices, with the FPGA operating<\/p>\n

Read More<\/a><\/p>\n","protected":false},"author":10,"featured_media":6907,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_themeisle_gutenberg_block_has_review":false,"footnotes":""},"categories":[98,107],"tags":[92,93],"class_list":["post-6510","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-fpga-devtips","category-storage-acceleration","tag-amd-xilinx-axi-bridge","tag-nvme-ssd-raid0"],"yoast_head":"\nA Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express<\/title>\n<meta name=\"description\" content=\"MLE's tuning capability imrpoves PCIe peer-to-peer write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2700 MiB\/s to 4900 MiB\/s to 8600 MiB\/s.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express\" \/>\n<meta property=\"og:description\" content=\"MLE's tuning capability imrpoves PCIe peer-to-peer write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2700 MiB\/s to 4900 MiB\/s to 8600 MiB\/s.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/\" \/>\n<meta property=\"og:site_name\" content=\"MLE Developer Zone\" \/>\n<meta property=\"article:published_time\" content=\"2022-06-08T11:45:30+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-07-29T13:02:14+00:00\" \/>\n<meta name=\"author\" content=\"Anna Schreiber\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Anna Schreiber\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"7 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"TechArticle\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/\"},\"author\":{\"name\":\"Anna Schreiber\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\"},\"headline\":\"A Deep Dive into AMD\\\/Xilinx AXI Bridge for PCI Express (AMD\\\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ\",\"datePublished\":\"2022-06-08T11:45:30+00:00\",\"dateModified\":\"2026-07-29T13:02:14+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/\"},\"wordCount\":1275,\"image\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2022\\\/06\\\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png\",\"keywords\":[\"AMD\\\/Xilinx AXI Bridge\",\"NVMe SSD RAID0\"],\"articleSection\":[\"FPGA DevTips\",\"Storage Acceleration\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/\",\"name\":\"A Deep Dive into AMD\\\/Xilinx AXI Bridge for PCI Express\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2022\\\/06\\\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png\",\"datePublished\":\"2022-06-08T11:45:30+00:00\",\"dateModified\":\"2026-07-29T13:02:14+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\"},\"description\":\"MLE's tuning capability imrpoves PCIe peer-to-peer write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2700 MiB\\\/s to 4900 MiB\\\/s to 8600 MiB\\\/s.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2022\\\/06\\\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png\",\"contentUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2022\\\/06\\\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png\",\"width\":740,\"height\":697},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/fpga-devtips\\\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"A Deep Dive into AMD\\\/Xilinx AXI Bridge for PCI Express (AMD\\\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\",\"name\":\"MLE Developer Zone\",\"description\":\"Missing Link Electronics MLE Developer Zone and FPGA Application Notes\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/3a5fb3e900ec94113fa75dbc15d91bfe\",\"name\":\"Anna Schreiber\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express","description":"MLE's tuning capability imrpoves PCIe peer-to-peer write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2700 MiB\/s to 4900 MiB\/s to 8600 MiB\/s.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/","og_locale":"en_US","og_type":"article","og_title":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express","og_description":"MLE's tuning capability imrpoves PCIe peer-to-peer write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2700 MiB\/s to 4900 MiB\/s to 8600 MiB\/s.","og_url":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/","og_site_name":"MLE Developer Zone","article_published_time":"2022-06-08T11:45:30+00:00","article_modified_time":"2026-07-29T13:02:14+00:00","author":"Anna Schreiber","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Anna Schreiber","Est. reading time":"7 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"TechArticle","@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#article","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/"},"author":{"name":"Anna Schreiber","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe"},"headline":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express (AMD\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ","datePublished":"2022-06-08T11:45:30+00:00","dateModified":"2026-07-29T13:02:14+00:00","mainEntityOfPage":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/"},"wordCount":1275,"image":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2022\/06\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png","keywords":["AMD\/Xilinx AXI Bridge","NVMe SSD RAID0"],"articleSection":["FPGA DevTips","Storage Acceleration"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/","url":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/","name":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#primaryimage"},"image":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2022\/06\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png","datePublished":"2022-06-08T11:45:30+00:00","dateModified":"2026-07-29T13:02:14+00:00","author":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe"},"description":"MLE's tuning capability imrpoves PCIe peer-to-peer write performance from an FPGA to a 12 NVMe SSD RAID0 increased from 2700 MiB\/s to 4900 MiB\/s to 8600 MiB\/s.","breadcrumb":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#primaryimage","url":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2022\/06\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png","contentUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2022\/06\/High-Level-Bridge-Architecture-for-the-PCI-Express-Gen3-Architecture.png","width":740,"height":697},{"@type":"BreadcrumbList","@id":"https:\/\/devzone.missinglinkelectronics.com\/fpga-devtips\/a-deep-dive-into-xilinx-axi-bridge-for-pci-express-xilinx-pg194-and-why-we-tweaked-c_m_axi_num_readq\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/devzone.missinglinkelectronics.com\/"},{"@type":"ListItem","position":2,"name":"A Deep Dive into AMD\/Xilinx AXI Bridge for PCI Express (AMD\/Xilinx PG194) and Why We Tweaked C_M_AXI_NUM_READQ"}]},{"@type":"WebSite","@id":"https:\/\/devzone.missinglinkelectronics.com\/#website","url":"https:\/\/devzone.missinglinkelectronics.com\/","name":"MLE Developer Zone","description":"Missing Link Electronics MLE Developer Zone and FPGA Application Notes","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/devzone.missinglinkelectronics.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/3a5fb3e900ec94113fa75dbc15d91bfe","name":"Anna Schreiber"}]}},"_links":{"self":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/6510","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/users\/10"}],"replies":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/comments?post=6510"}],"version-history":[{"count":1,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/6510\/revisions"}],"predecessor-version":[{"id":7842,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/6510\/revisions\/7842"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/media\/6907"}],"wp:attachment":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/media?parent=6510"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/categories?post=6510"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/tags?post=6510"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}