{"id":8035,"date":"2026-08-10T06:34:28","date_gmt":"2026-08-10T13:34:28","guid":{"rendered":"https:\/\/www.missinglinkelectronics.com\/devzone\/?p=8035"},"modified":"2026-09-07T05:48:22","modified_gmt":"2026-09-07T12:48:22","slug":"npap-hybrid-acceleration","status":"publish","type":"post","link":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/","title":{"rendered":"Hybrid Acceleration"},"content":{"rendered":"Hybrid Acceleration with MLE NPAP Hybrid acceleration refers to the concept of combining full acceleration with an on-chip Network Interface Card (NIC). This NIC processes ingress network traffic in FPGA logic and then copies the network traffic via DMA to a host CPU where it is processed via the Linux TCP\/UDP\/IPv4 protocol stack (and vice versa for egress network traffic). Hybrid acceleration can give you the best of both worlds: MLE NPAP as the Full Accelerator takes care of certain TCP connections where high throughput and\/or low, deterministic latency is important while many, many other TCP connections are processed via the standard software protocol stack without consuming chip resources. Because TCP does so-called fair bandwidth sharing (please refer to RFC2914, RFC5166 and RFC8312) Hybrid Acceleration allow for clever trade-offs between performance (as in throughput and latency) over FPGA resource usage for many TCP\/IPv4 connections. For example, if you run many TCP connections over one single 100 GigE link, you may want full acceleration for, say, up to 20 TCP connections: When 3 TCP connections are open, then each one gets 33 Gbps bandwidth which clearly needs MLE NPAP as a Full Accelerator. But for moments, when 2000 TCP connections are open, then each TCP connection gets 50 Mbps bandwidth, so you can

Read More<\/a><\/p>","protected":false},"excerpt":{"rendered":"

Hybrid Acceleration with MLE NPAP Hybrid acceleration refers to the concept of combining full acceleration with an on-chip Network Interface Card (NIC). This NIC processes ingress network traffic in FPGA logic and then copies the network traffic via DMA to a host CPU where it is processed via the Linux TCP\/UDP\/IPv4 protocol stack (and vice<\/p>\n

Read More<\/a><\/p>\n","protected":false},"author":5,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_themeisle_gutenberg_block_has_review":false,"footnotes":""},"categories":[163,170],"tags":[],"class_list":["post-8035","post","type-post","status-publish","format-standard","hentry","category-datasheet","category-npap-architecture"],"yoast_head":"\nHybrid Acceleration - MLE Developer Zone<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Hybrid Acceleration - MLE Developer Zone\" \/>\n<meta property=\"og:description\" content=\"Hybrid Acceleration with MLE NPAP Hybrid acceleration refers to the concept of combining full acceleration with an on-chip Network Interface Card (NIC). This NIC processes ingress network traffic in FPGA logic and then copies the network traffic via DMA to a host CPU where it is processed via the Linux TCP\/UDP\/IPv4 protocol stack (and viceRead More\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/\" \/>\n<meta property=\"og:site_name\" content=\"MLE Developer Zone\" \/>\n<meta property=\"article:published_time\" content=\"2026-08-10T13:34:28+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-09-07T12:48:22+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/image-7.png\" \/>\n<meta name=\"author\" content=\"Yi-Ying Li\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Yi-Ying Li\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"9 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"TechArticle\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/\"},\"author\":{\"name\":\"Yi-Ying Li\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/5767b9d4c5bd6c8a13078612212c518b\"},\"headline\":\"Hybrid Acceleration\",\"datePublished\":\"2026-08-10T13:34:28+00:00\",\"dateModified\":\"2026-09-07T12:48:22+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/\"},\"wordCount\":435,\"image\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/image-7.png\",\"articleSection\":[\"Datasheet\",\"NPAP Architecture\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/\",\"url\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/\",\"name\":\"Hybrid Acceleration - MLE Developer Zone\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/image-7.png\",\"datePublished\":\"2026-08-10T13:34:28+00:00\",\"dateModified\":\"2026-09-07T12:48:22+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/5767b9d4c5bd6c8a13078612212c518b\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/image-7.png\",\"contentUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/image-7.png\",\"width\":960,\"height\":311},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap-hybrid-acceleration\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Hybrid Acceleration\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\",\"name\":\"MLE Developer Zone\",\"description\":\"Missing Link Electronics MLE Developer Zone and FPGA Application Notes\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/5767b9d4c5bd6c8a13078612212c518b\",\"name\":\"Yi-Ying Li\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Hybrid Acceleration - MLE Developer Zone","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/","og_locale":"en_US","og_type":"article","og_title":"Hybrid Acceleration - MLE Developer Zone","og_description":"Hybrid Acceleration with MLE NPAP Hybrid acceleration refers to the concept of combining full acceleration with an on-chip Network Interface Card (NIC). This NIC processes ingress network traffic in FPGA logic and then copies the network traffic via DMA to a host CPU where it is processed via the Linux TCP\/UDP\/IPv4 protocol stack (and viceRead More","og_url":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/","og_site_name":"MLE Developer Zone","article_published_time":"2026-08-10T13:34:28+00:00","article_modified_time":"2026-09-07T12:48:22+00:00","og_image":[{"url":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/image-7.png","type":"","width":"","height":""}],"author":"Yi-Ying Li","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Yi-Ying Li","Est. reading time":"9 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"TechArticle","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#article","isPartOf":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/"},"author":{"name":"Yi-Ying Li","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/5767b9d4c5bd6c8a13078612212c518b"},"headline":"Hybrid Acceleration","datePublished":"2026-08-10T13:34:28+00:00","dateModified":"2026-09-07T12:48:22+00:00","mainEntityOfPage":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/"},"wordCount":435,"image":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/image-7.png","articleSection":["Datasheet","NPAP Architecture"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/","url":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/","name":"Hybrid Acceleration - MLE Developer Zone","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#primaryimage"},"image":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/image-7.png","datePublished":"2026-08-10T13:34:28+00:00","dateModified":"2026-09-07T12:48:22+00:00","author":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/5767b9d4c5bd6c8a13078612212c518b"},"breadcrumb":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#primaryimage","url":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/image-7.png","contentUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/image-7.png","width":960,"height":311},{"@type":"BreadcrumbList","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap-hybrid-acceleration\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/devzone.missinglinkelectronics.com\/"},{"@type":"ListItem","position":2,"name":"Hybrid Acceleration"}]},{"@type":"WebSite","@id":"https:\/\/devzone.missinglinkelectronics.com\/#website","url":"https:\/\/devzone.missinglinkelectronics.com\/","name":"MLE Developer Zone","description":"Missing Link Electronics MLE Developer Zone and FPGA Application Notes","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/devzone.missinglinkelectronics.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/5767b9d4c5bd6c8a13078612212c518b","name":"Yi-Ying Li"}]}},"_links":{"self":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/8035","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/comments?post=8035"}],"version-history":[{"count":12,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/8035\/revisions"}],"predecessor-version":[{"id":8754,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/8035\/revisions\/8754"}],"wp:attachment":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/media?parent=8035"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/categories?post=8035"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/tags?post=8035"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}