{"id":8046,"date":"2026-08-10T06:55:27","date_gmt":"2026-08-10T13:55:27","guid":{"rendered":"https:\/\/www.missinglinkelectronics.com\/devzone\/?p=8046"},"modified":"2026-09-07T05:12:32","modified_gmt":"2026-09-07T12:12:32","slug":"npap-latency-analysis-results","status":"publish","type":"post","link":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/","title":{"rendered":"Latency Analysis Results"},"content":{"rendered":"MLE NPAP Latency Analysis Results MLE analyzed processing latency using RTL simulation of two instances of MLE NPAP (using different clock speeds) connected via 10G LL MAC via XGMII (clocked at 156.25 MHz). TCP Payload Size [Byte]Clock cyclesLatency [ns] at 175 MHzLatency [ns] at 322 MHzLatency [ns] at 550 MHz162354.3192.5112.73267382.9208.1121.86473417.1226.7132.716091520.0282.6165.5448145828.6450.3263.69602411,377.1748.4438.212162891,651.4897.5525.514563341,908.61,037.3607.3 Latency was measured \u201cone-way, door-to-door\u201d: Using RTL simulation we count the number of clock cycles it takes from sending payload data from one MLE NPAP instance (TX) via the full MLE NPAP kernel until the other instance of MLE NPAP instance receives that payload data (RX). Here the system-level block diagram: Obviously, increasing the NPAP clock frequency will reduce latency for asynchronous NPAP subsystems. More information on dependable latency numbers can be found in our Technical Brief \u201cMyth-Busting Latency Numbers for TCP Offload Engines.\u201d Myth-Busting Latency Numbers for TCP Offload Engines Next: NPAP IP-Core Deliverables<p class=\"more-link\"><a href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/\" class=\"themebutton\">Read More<\/a><\/p>","protected":false},"excerpt":{"rendered":"<p>MLE NPAP Latency Analysis Results MLE analyzed processing latency using RTL simulation of two instances of MLE NPAP (using different clock speeds) connected via 10G LL MAC via XGMII (clocked at 156.25 MHz). TCP Payload Size [Byte] Clock cycles Latency [ns] at 175 MHz Latency [ns] at 322 MHz Latency [ns] at 550 MHz 1<\/p>\n<p class=\"more-link\"><a href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/\" class=\"themebutton\">Read More<\/a><\/p>\n","protected":false},"author":5,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_themeisle_gutenberg_block_has_review":false,"footnotes":""},"categories":[163,164],"tags":[],"class_list":["post-8046","post","type-post","status-publish","format-standard","hentry","category-datasheet","category-npap_datasheet"],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v28.4 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>Latency Analysis Results - MLE Developer Zone<\/title>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Latency Analysis Results - MLE Developer Zone\" \/>\n<meta property=\"og:description\" content=\"MLE NPAP Latency Analysis Results MLE analyzed processing latency using RTL simulation of two instances of MLE NPAP (using different clock speeds) connected via 10G LL MAC via XGMII (clocked at 156.25 MHz). TCP Payload Size [Byte] Clock cycles Latency [ns] at 175 MHz Latency [ns] at 322 MHz Latency [ns] at 550 MHz 1Read More\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/\" \/>\n<meta property=\"og:site_name\" content=\"MLE Developer Zone\" \/>\n<meta property=\"article:published_time\" content=\"2026-08-10T13:55:27+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-09-07T12:12:32+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png\" \/>\n<meta name=\"author\" content=\"Yi-Ying Li\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Yi-Ying Li\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"5 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"TechArticle\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/\"},\"author\":{\"name\":\"Yi-Ying Li\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/5767b9d4c5bd6c8a13078612212c518b\"},\"headline\":\"Latency Analysis Results\",\"datePublished\":\"2026-08-10T13:55:27+00:00\",\"dateModified\":\"2026-09-07T12:12:32+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/\"},\"wordCount\":156,\"image\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png\",\"articleSection\":[\"Datasheet\",\"NPAP Datasheet\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/\",\"url\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/\",\"name\":\"Latency Analysis Results - MLE Developer Zone\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png\",\"datePublished\":\"2026-08-10T13:55:27+00:00\",\"dateModified\":\"2026-09-07T12:12:32+00:00\",\"author\":{\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/5767b9d4c5bd6c8a13078612212c518b\"},\"breadcrumb\":{\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#primaryimage\",\"url\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png\",\"contentUrl\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/wp-content\\\/uploads\\\/2026\\\/08\\\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png\",\"width\":874,\"height\":380},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/www.missinglinkelectronics.com\\\/devzone\\\/datasheet\\\/npap_datasheet\\\/npap-latency-analysis-results\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Latency Analysis Results\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#website\",\"url\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/\",\"name\":\"MLE Developer Zone\",\"description\":\"Missing Link Electronics MLE Developer Zone and FPGA Application Notes\",\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/devzone.missinglinkelectronics.com\\\/#\\\/schema\\\/person\\\/5767b9d4c5bd6c8a13078612212c518b\",\"name\":\"Yi-Ying Li\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Latency Analysis Results - MLE Developer Zone","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/","og_locale":"en_US","og_type":"article","og_title":"Latency Analysis Results - MLE Developer Zone","og_description":"MLE NPAP Latency Analysis Results MLE analyzed processing latency using RTL simulation of two instances of MLE NPAP (using different clock speeds) connected via 10G LL MAC via XGMII (clocked at 156.25 MHz). TCP Payload Size [Byte] Clock cycles Latency [ns] at 175 MHz Latency [ns] at 322 MHz Latency [ns] at 550 MHz 1Read More","og_url":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/","og_site_name":"MLE Developer Zone","article_published_time":"2026-08-10T13:55:27+00:00","article_modified_time":"2026-09-07T12:12:32+00:00","og_image":[{"url":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png","type":"","width":"","height":""}],"author":"Yi-Ying Li","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Yi-Ying Li","Est. reading time":"5 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"TechArticle","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#article","isPartOf":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/"},"author":{"name":"Yi-Ying Li","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/5767b9d4c5bd6c8a13078612212c518b"},"headline":"Latency Analysis Results","datePublished":"2026-08-10T13:55:27+00:00","dateModified":"2026-09-07T12:12:32+00:00","mainEntityOfPage":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/"},"wordCount":156,"image":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png","articleSection":["Datasheet","NPAP Datasheet"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/","url":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/","name":"Latency Analysis Results - MLE Developer Zone","isPartOf":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#primaryimage"},"image":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#primaryimage"},"thumbnailUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png","datePublished":"2026-08-10T13:55:27+00:00","dateModified":"2026-09-07T12:12:32+00:00","author":{"@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/5767b9d4c5bd6c8a13078612212c518b"},"breadcrumb":{"@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#primaryimage","url":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png","contentUrl":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-content\/uploads\/2026\/08\/MLE-TCP-IP-NPAP-door-to-door-latency-measurement-block-diagram.png","width":874,"height":380},{"@type":"BreadcrumbList","@id":"https:\/\/www.missinglinkelectronics.com\/devzone\/datasheet\/npap_datasheet\/npap-latency-analysis-results\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/devzone.missinglinkelectronics.com\/"},{"@type":"ListItem","position":2,"name":"Latency Analysis Results"}]},{"@type":"WebSite","@id":"https:\/\/devzone.missinglinkelectronics.com\/#website","url":"https:\/\/devzone.missinglinkelectronics.com\/","name":"MLE Developer Zone","description":"Missing Link Electronics MLE Developer Zone and FPGA Application Notes","potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/devzone.missinglinkelectronics.com\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Person","@id":"https:\/\/devzone.missinglinkelectronics.com\/#\/schema\/person\/5767b9d4c5bd6c8a13078612212c518b","name":"Yi-Ying Li"}]}},"_links":{"self":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/8046","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/comments?post=8046"}],"version-history":[{"count":16,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/8046\/revisions"}],"predecessor-version":[{"id":8733,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/posts\/8046\/revisions\/8733"}],"wp:attachment":[{"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/media?parent=8046"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/categories?post=8046"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/www.missinglinkelectronics.com\/devzone\/wp-json\/wp\/v2\/tags?post=8046"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}