High-Level Synthesis for FPGA Implementation of Network Protocols

Presentation at the Embedded World Conference 2015

Combining network protocol acceleration technology from Fraunhofer HHI with Vivado HLS for programming Xilinx Zynq All Programmable SoC.

(download slides)