


# Die virtuelle Plattform:

Der Einsatz von Zynq fuer die Verifikation und das Debugging von konfigurierbaren Systemen

Dr. Endric Schubert  
 Missing Link Electronics  
 Marlene-Dietrich-Straße 5  
 89231 Neu-Ulm

[www.missinglinkelectronics.com](http://www.missinglinkelectronics.com)  
 Tel: +49 (731) 141-149-0




Courtesy Xilinx

# Challenges of Debugging Your Own ASSP

Hard IP peripherals:

- SPI
- UART
- GPIO
- USB
- GigE
- ...



Processing System (PS)  
== Microcontroller

Interfaces between PS and PL:

- 2 AXI Master/Slave Ports
- 4 AXI HP Fifo Ports
- ACP Slave Port
- 16 configurable interrupts

Programmable Logic (PL)  
== FPGA

## Another Challenge When Building Your Own ASSP: Making Hardware and Software Work Together.




## ASSP System-on-Chip Design – An Embedded Designers Life




# What is a Virtual Platform?

**Simulate your HW Platform in your PC**



# Virtual Platform Methodology



```

public:
    sc_fifo<char> *fifo_instance;
    prod *prod_instance;
    cons *cons_instance;

    top(sc_module_name name, const int max_size) : sc_module(name) {
        fifo_instance = new sc_fifo<char>("Fifo1", max_size);


        prod_instance = new prod("Producer1");
        prod_instance->out_port(*fifo_instance);

        cons_instance = new cons("Consumer1");
        cons_instance->in_port(*fifo_instance);
    }
  
```

```

// Register description
REG dr {
    desc = "Data register";
    access = rw;
    regwidth = 32;
    reset = 0xDEADBEEF;
    field {desc = "data register"; } data [31:0];
}
  
```

# Virtual Platforms Can Run Software Fast (Sometimes Faster Than Real)



## What is SystemC?

- Extension to ISO C++
  - Means to express concurrency
  - Communication mechanisms
  - Reactivity
  - Concept of Time
  - Event driven simulation kernel
  - **A modeling methodology**

- Open Source Library managed by Open SystemC Initiative (OSCI)

– [www.systemc.org](http://www.systemc.org)




– **Current members:** ARM Ltd. Cadence Design Systems, Inc. CoWare, Inc. Forte Design Systems Intel Corporation Mentor Graphics Corporation NXP Semiconductors STMicroelectronics Synopsys, Inc. Actis Design, LLC Atrenta, Inc. Bluespec, Inc. Broadcom Corporation Calypto Design Systems, Inc. Canon Inc. Carbon Design Systems Celoxica Ltd. ChipVision Design Systems AG Denali Software Inc. Doulos Ltd. ESLX, Inc. Fraunhofer Institute for Integrated Circuits Freescale Semiconductor Inc. GreenSocs Ltd. Industrial Technology Research Institute (ITRI) JEDA Technologies Inc. Infineon Technologies AG NEC Corporation Semiconductor Technology Academic Research Center (STARC) SpringSoft, Inc. Synfora Inc. Tenison EDA VaST Systems Technology Corporation

## History and road-map of SystemC

- V1.0 - Hardware design flow
  - RTL and behavioral modeling of hardware blocks
- V1.1 - Timed functional modeling, e.g. for busses
- V2.0 - System design flow
- V2.1 - Transaction-Level Modeling (TLM)
  - OSCI TLM Standard V1.0
- Standardized LRM as IEEE 1666 12/2005
- V2.2 - Released 3/2007
  - OSCI TLM Standard V2.0 in works
- Future: more RTOS and software support

## SystemC Design Flow


- 1. Compilation
  - C++ compiler transforms C++ text into object code
- 2. Linking
  - C++ linker builds executable out of objects and libraries
- 3. Execution
  - Executable is started allocates system resources
- 4. Elaboration
  - SystemC kernel connects and initializes design portions
- 5. Simulation
  - SystemC kernel works on event queue until no more events



# SystemC Modules and Hierarchy

- Modules as containers for structure
  - Module = C++ class

```
class Adder : public sc_module {  
    // port declarations  
    sc_in<int>  in1;  
    sc_in<int>  in2;  
    sc_out<int> out1;  
  
    // signals, processes, etc  
    ...  
    // constructor  
    ...  
};  
    -Instance = C++ object
```



```
Adder module_add1("a1");
```

## SystemC Concurrency via Processes

- Process is basic unit of functionality
  - The means for concurrent execution
  - Contained in a module as a class member function
    - **void compute(void) {...}**
  - Needs to be registered with simulation kernel
  - Synchronization via events
- Two kinds of processes **SC\_METHOD**, **SC\_THREAD**

- Example

```
– SC_MODULE(ddm) {  
  ... int inc = 0; // not static  
  void compute();  
  SC_CTOR(ddm) {  
    SC_THREAD(compute):  
    sensitive << inp;  
  }  
};
```


ddm.hpp

```
void ddm::compute() {  
  
  while(true) {  
    outp.write(inp.read()+inc);  
    inc++;  
    wait();  
  }  
}
```

ddm.cpp

# SystemC Model of Time

- Integer-valued time model inside simulation kernel
  - Unsigned 64-bit, more bits if needed
  - Minimum time resolution, rounded up
- Time units, enumerated type **sc\_time\_unit**
  - **class sc\_time** {...};
  - **SC\_FS** - femtoseconds
  - **SC\_PS** - picoseconds (default)
  - **SC\_NS** - nanoseconds
  - **SC\_US** - microseconds
  - **SC\_MS** - milliseconds
  - **SC\_SEC** - seconds
- Clock module
  - **sc\_clock** clk1("clk1", 20, 0.5, 2, **true**);



# Example Design in VHDL / SystemC

```
• ENTITY counter IS
•   PORT(count_val: OUT integer;
•     clk: INOUT BOOLEAN);
• END ENTITY counter;

• ARCHITECTURE proc OF counter IS
•   SIGNAL cnt: integer;
• BEGIN
•   p: PROCESS
•     BEGIN
•       WAIT ON clk'event and clk='1';
•       cnt <= cnt+1;
•     END PROCESS p;

•   count_val <= cnt;
• END ARCHITECTURE proc;
```

```
• class counter: sc_module {
•   sc_out<int> count_val;
•   sc_in<bool> clk;
•   int cnt;

•   do_count() {
•     cnt = cnt + 1;
•     count_val.write(cnt);
•   };

•   SC_HAS_METHOD(counter);
•   counter() {
•     SC_METHOD(do_count)
•     sensitive_pos << clk;
•   }
• };
```

The screenshot shows the 'Waveform 1 - SimVision' application window. The 'Design Search' dialog box is open, displaying the following settings:

- Search for text: `uart`
- Consider: `Only Signals/Variables`
- With value: `Any value`
- Signal Types: (Icons for various signal types)
- Look in: `All Available Data`
- Include: `All sub-scopes, down to cells`
- Buttons: `Search Now` and `<< Click here to search`
- Text: `Start/stop searching through all design data` (highlighted in yellow)
- Show results: `In the selector below`
- Field: `Db::Path.Name`

The background interface includes a menu bar (File, Edit, View, Explore, Format, Simulation, Windows, Help), a toolbar with various icons, and a search bar with 'Signal' and 'Value' dropdowns. The main workspace shows a waveform with a cursor at 'TimeB = 0 ps'.

# mLe Virtual Platform Example – Signal Tracing

The screenshot displays the Design Search interface. The search criteria are as follows:

- Search for text: `uart*`
- Consider: Only Signals/Variables
- With value: Any value
- Signal Types: (Icons for various signal types)
- Look in: simulator::
- Include: All sub-scopes, down to cells

The search results are displayed in a list:

- simulator::sc\_main.bp\_demo.zynq\_ps.uart0\_rxd[0:7]
- simulator::sc\_main.bp\_demo.zynq\_ps.uart0\_txd
- simulator::sc\_main.bp\_demo.zynq\_ps.uart1\_rxd[0:7]
- simulator::sc\_main.bp\_demo.zynq\_ps.uart1\_txd
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.uart0\_
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.uart0\_
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.uart1\_
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.uart1\_
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.slcr.U
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.slcr.U
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.uart0.u
- simulator::sc\_main.bp\_demo.zynq\_ps.zynq\_ps\_i.uart1.u

On the right side, a table shows the cursor values for the selected signals:

Name	Cursor
uart0_rxd[0:7]	"\0"
uart0_txd	"20/0"
uart1_txd	"20/0"
uart1_rxd[0:7]	"\x00"

# mLe Virtual Platform Example – Signal Tracing

The screenshot displays the Cadence SimVision waveform viewer interface. The main window shows a multi-channel digital waveform with green signal traces and yellow cursors. The top toolbar includes various simulation and editing tools. The left sidebar contains a Design Search panel with search criteria for 'uart\*'. The bottom status bar indicates '0 objects selected'.

**Waveform 1 - SimVision**

File Edit View Explore Format Simulation Windows Help

Search Names: Signal Search Times: Value

TimeB = 369,344,185 ps

Time: 0 : 369,344,185,300

Design Search

Search for text: uart\*

Consider: Only

With value: Any

Signal Types:

Look in:

Include: All s

Search Now

Show result

Db::Path.Name

Name	Cursor
uart0_rxd[0:7]	"\0"
uart0_txd	"20/0"
uart1_txd	"20/0"
uart1_rxd[0:7]	"\x00"

Baseline = 0

Cursor-Baseline = 369,344,185,300,000ps

TimeA = 369,344,185,300,000ps

TimeB = 369,344,185,300,000ps

0 | 100,000,000,000,000ps | 200,000,000,000,000ps | 300,000,000,000,000ps

20/0

20/0 20/0 20/0 20/0

Zooms out fully along the x-axis in the display

0 objects selected

## Virtual Platform Options for Zynq

- QEMU – "free" Open Source – great for SW development  
runs Linux, download @ xilinx.com
- VP System Designer – for SW development
  - License available from Cadence via Xilinx
- VP SystemCreator – for system realization (HW & SW)
  - License available from Cadence via Xilinx

## References

- "System Design with SystemC", T. Groettker, Springer
- "CADENCE Virtual System Platform for the Xilinx Zynq-7000 EPP", [www.Cadence.com](http://www.Cadence.com)
- "Designing Software Applications with an Extensible Virtual Platform", [www.Xilinx.com](http://www.Xilinx.com)
- "Managing Latency and Bandwidth in HW/SW Co-Processing", Endric Schubert, Embedded World Conference, 2012

# Die virtuelle Plattform:

Der Einsatz von Zynq fuer die Verifikation und das  
Debugging von konfigurierbaren Systemen

Dr. Endric Schubert  
Missing Link Electronics  
Marlene-Dietrich-StraÙe 5  
89231 Neu-Ulm

[www.missinglinkelectronics.com](http://www.missinglinkelectronics.com)

Tel: +49 (731) 141-149-0

