# Die virtuelle Plattform:

## Der Einsatz von Zynq fuer die Verifikation und das

## Debugging von konfigurierbaren Systemen

Dr. Endric Schubert
Missing Link Electronics
Marlene-Dietrich-Straße 5
89231 Neu-Ulm

www.missinglinkelectronics.com
Tel: +49 (731) 141-149-0




Courtesy Xilinx

# Challenges of Debugging Your Own ASSP

2x ARM Cortex-A9

**Processing System (PS)**
**== Microcontroller**

Hard IP peripherals:
- SPI
- UART
- GPIO
- USB
- GigE
- …




Interfaces between PS and PL:
- 2 AXI Master/Slave Ports
- 4 AXI HP Fifo Ports
- ACP Slave Port
- 16 configurable interrupts

**Programmable Logic (PL)**
**== FPGA**

# Another Challenge When Building Your Own ASSP: Making Hardware and Software Work Together.

mle

# ASSP System-on-Chip Design – An Embedded Designers Life



# What is a Virtual Platform?



# Virtual Platform Methodology

write IP model in SystemC

```
public:

        sc_fifo<char> *fifo_instance;
        prod *prod_instance;
        cons *cons_instance;

        top(sc_module_name name, const int max_size) : sc_module(name) {

                fifo_instance = new sc_fifo<char>("Fifo1", max_size);

                prod_instance = new prod("Producer1");
                prod_instance->out_port(*fifo_instance);

                cons_instance = new cons("Consumer1");
                cons_instance->in_port(*fifo_instance);
        }
```

Generate bus i/f from rdl / ipexact register description & connect to VP

```
// Register description
REG dr {
  desc = "Data register";
  access = rw;
  regwidth = 32;
  reset = 0xDEADBEEF;
  field {desc = "data register"; } data [31:0];
}
```

Develop & debug Linux or standalone driver

# Virtual Platforms Can Run Software Fast (Sometimes Faster Than Real)



# What is SystemC?

- Extension to ISO C++
  - Means to express concurrency
  - Communication mechanisms
  - Reactivity
  - Concept of Time
  - Event driven simulation kernel
  - A modeling methodology

- Open Source Library managed by Open SystemC Initiative (OSCI)
  - www.systemc.org


  - Current members: ARM Ltd. Cadence Design Systems, Inc. CoWare, Inc. Forte Design Systems Intel Corporation Mentor Graphics Corporation NXP Semiconductors STMicroelectronics Synopsys, Inc. Actis Design, LLC Atrenta, Inc. Bluespec, Inc. Broadcom Corporation Calypto Design Systems, Inc. Canon Inc. Carbon Design Systems Celoxica Ltd. ChipVision Design Systems AG Denali Software Inc. Doulos Ltd. ESLX, Inc. Fraunhofer Institute for Integrated Circuits Freescale Semiconductor Inc. GreenSocs Ltd. Industrial Technology Research Institute (ITRI) JEDA Technologies Inc. Infineon Technologies AG NEC Corporation Semiconductor Technology Academic Research Center (STARC) SpringSoft, Inc. Synfora Inc. Tenison EDA VaST Systems Technology Corporation

# History and road-map of SystemC

- V1.0 - Hardware design flow
  - RTL and behavioral modeling of hardware blocks
- V1.1 - Timed functional modeling, e.g. for busses
- V2.0 - System design flow
- V2.1 - Transaction-Level Modeling (TLM)
  - OSCI TLM Standard V1.0
- Standardized LRM as IEEE 1666 12/2005
- V2.2 - Released 3/2007
  - OSCI TLM Standard V2.0 in works
- Future: more RTOS and software support

# SystemC Design Flow

- 1. Compilation
  - C++ compiler transforms C++ text into object code
- 2. Linking
  - C++ linker builds executable out of objects and libraries
- 3. Execution
  - Executable is started allocates system resources
- 4. Elaboration
  - SystemC kernel connects and initializes design portions
- 5. Simulation
  - SystemC kernel works on event queue until no more events



# SystemC Modules and Hierarchy

- Modules as containers for structure
  - Module = C++ class

```
class Adder : public sc_module {
   // port declarations
   sc_in<int>  in1;
   sc_in<int>  in2;
   sc_out<int> out1;

   // signals, processes, etc
   …
   // constructor
   …
};
```




  - Instance = C++ object

```
Adder module_add1("a1");
```

# SystemC Concurrency via Processes

- Process is basic unit of functionality
  - The means for concurrent execution
  - Contained in a module as a class member function
    - `void compute(void) {…}`
  - Needs to be registered with simulation kernel
  - Synchronization via events
- Two kinds of processes **SC_METHOD, SC_THREAD**
  - Example

```
SC_MODULE(ddm) {
  … int inc = 0; // not static
  void compute();
  SC_CTOR(ddm) {
    SC_THREAD(compute);
    sensitive << inp;
  }
};
```

ddm.hpp

```
void ddm::compute() {

  while(true) {
    outp.write(inp.read()+inc);
    inc++;
    wait();
  }
}
```

ddm.cpp

# SystemC Model of Time

- Integer-valued time model inside simulation kernel
  - Unsigned 64-bit, more bits if needed
  - Minimum time resolution, rounded up
- Time units, enumerated type **sc_time_unit**
  - **class sc_time {…};**
  - **SC_FS** - femtoseconds
  - **SC_PS** - picoseconds (default)
  - **SC_NS** - nanoseconds
  - **SC_US** - microseconds
  - **SC_MS** - milliseconds
  - **SC_SEC** - seconds
- Clock module
  - **sc_clock clk1("clk1", 20, 0.5, 2, true);**



mle

# Example Design in VHDL / SystemC

```
ENTITY counter IS
  PORT(count_val: OUT integer;
  clk: INOUT BOOLEAN);
END ENTITY counter;

ARCHITECTURE proc OF counter IS
  SIGNAL cnt: integer;
BEGIN
  p: PROCESS
  BEGIN
    WAIT ON clk'event and clk='1';
    cnt <= cnt+1;
  END PROCESS p;

  count_val <= cnt;
END ARCHITECTURE proc;
```

```
class counter: sc_module {
  sc_out<int> count_val;
  sc_in<bool> clk;
  int cnt;

  do_count() {
    cnt = cnt + 1;
    count_val.write(cnt);
  };

  SC_HAS_METHOD(counter);
  counter() {
    SC_METHOD(do_count)
    sensitive_pos << clk;
  }
};
```



# Virtual Platform Example – Signal Tracing



# Virtual Platform Example – Signal Tracing



# Virtual Platform Options for Zynq

- QEMU – "free" Open Source – great for SW development

  runs Linux, download @ xilinx.com
- VP System Designer – for SW development
  - License available from Cadence via Xilinx
- VP SystemCreator – for system realization (HW & SW)
  - License  available from Cadence via Xilinx

# References


- "System Design with SystemC", T. Groettker, Springer
- "CADENCE Virtual System Platform for the Xilinx Zynq-7000 EPP", www.Cadence.com
- "Designing Software Applications with an Extensible Virtual Platform", www.Xilinx.com
- "Managing Latency and Bandwidth in HW/SW Co-Processing", Endric Schubert, Embedded World Conference, 2012

# Die virtuelle Plattform:

## Der Einsatz von Zynq fuer die Verifikation und das Debugging von konfigurierbaren Systemen

Dr. Endric Schubert
Missing Link Electronics
Marlene-Dietrich-Straße 5
89231 Neu-Ulm

www.missinglinkelectronics.com
Tel: +49 (731) 141-149-0