MLE Technical Brief 20230630 Network Protocol Accelerator Platform

A stand-alone TCP/UDP/IP Stack Full-Accelerator Subsystem allowing communication at full line rate and low latency

Version:	2.2.1
Date:	June 2023

Authors: Ulrich Langenbach, Andreas Schuler, Endric Schubert

Features	1
Applications	2
IP Core Description	3
Technical Features	3
Implementation Details	5
Latency Analysis Results	7
Architecture Choices	8
Picking the "Right" TCP Peer	9
Picking the Right TCP Rx/Tx Buffer Sizes	10
Picking the Right Number of TCP Cores	10
Optimizing NPAP for Linerate Performance	11
Combining NPAP With FPGA Network Interface Cards (NIC)	11
Implementing Time-Sensitive Networking (TSN)	12
Linux Kernel Bypass With NPAP	13
Adding Transport Layer Security (TLS)	13
NPAP Evaluation Choices	14
Evaluation Reference Designs	14
Resource Estimates for ASIC and Other FPGA	16
Resource Estimates for AMD/Xilinx Ultrascale+ Series	16
Resource Estimates for AMD/Xilinx 7-Series	17
Resource Estimates for Intel Stratix-10	17
Resource Estimates for Microchip Polarfire	19
Detailed protocol support according RFC1122 (excerpt)	20
Ethernet Layer	20
IP & ICMP Layer	20
TCP Layer	22
Changelog	24
NPAP Version 2 Development	24
NPAP Version 1 Development	25
Contact Info	30



Features

MLE's Network Protocol Accelerator Platform (NPAP) for 1/2.5/5/10/25/40/50/100 Gigabit Ethernet is a TCP/UDP/IP network protocol Full-Accelerator subsystem which instantiates the standalone 128 bit TCP/IP Stack technology from German Fraunhofer Heinrich-Hertz-Institute (HHI). This Fraunhofer HHI 10 GbE TCP/IP Stack was designed for embeddable FPGA and ASIC system solutions and offers the following features:

- Interface to 1 / 2.5 / 5 / 10 / 25 / 40 / 50 / 100 Gigabit Ethernet
- Full-duplex with 128 bit wide bidirectional datapath
- Full line rate up to 70 Gbps per NPAP instance
- Full line rate >100 Gbps per individual TCP session in ASIC
- Low round trip time NPAP-to-NPAP 700 nanoseconds for 100 Bytes RTT

Designed for maximum flexibility, NPAP implements in programmable logic the most common network communication protocols:

IPv4 The core of the most standards-based networking protocols

TCP Reliable connectivity for direct secured connectivity

UDP Widespread protocol to enable simple direct or multicast communication

ICMP Diagnostic protocol to validate connections

IGMP Enables joining of multicast groups

Due to the modularity NPAP can easily be enhanced by application specific protocols.

Originally targeted to deliver close to the theoretical line-rate of 10 Gigabit Ethernet, a 128 bit wide datapath in combination with a pipelined architecture allows to scale throughput to line-rates of 50 GbE, and beyond, when using modern FPGA fabric, and up to 100 Gbps for ASIC implementations.

NPAP is currently available in two versions which recently have been merged:

- Version 2 (currently 2.2.1) for new ASIC and AMD/Xilinx Ultrascale+, Intel Stratix-10 and Agilex, Microchip PolarFire and Lattice FPGA development, includes many recent resource optimizations plus additional timing optimizations for Intel HyperFlex and Intel HyperFlex2
- Version 1 (currently 1.10.1) back-ports bug fixes from Version 2 for long-term customer support. Not recommended for new design starts.



Applications

NPAP enhances your real-time application with a leading fast data connectivity. The powerful architecture of the underlying TCP/UDP/IP Stack allows it to transfer data at line-rate with low processing latency without using any CPUs in the data path. The widespread TCP/IP and/or UDP/IP communication protocol suite using industry standard network infrastructure addresses a wide-range of applications:

- FPGA-based SmartNICs
- High-Bandwidth Security with FPGA-based Smart Data Diodes
- In-Network Compute Acceleration (INCA)
- Hardware-only implementation of TCP/IP in FPGA
- PCle Long Range Extension ¹
- Networked storage, such as iSCSI or NVMe/TCP
- Test & Measurement connectivity
- Automotive backbone connectivity based on open standards
- High-speed, low-latency camera interfaces
- Video-over-IP for 3G / 6G / 12G transports
- Bring full TCP/UDP/IP connectivity to FPGAs
- High-speed sensor data acquisition: stream data out of FPGAs into Network-Attached Storage (NAS)
- High-speed robotics control and machine-to-machine: Stream data from servers via FPGA into actuators
- Hyper-converged computational storage acceleration for "over-Fabric" NVMe/TCP
- Deterministic low-latency, high-bandwidth alternative to lwIP or Linux on embedded CPU

1

https://www.missinglinkelectronics.com/index.php/menu-products/menu-pcie-connectivity/439 -art-pcie-over-xxx



IP Core Description

High performance programmable logic based, standalone TCP/IP stack featuring transparent handling of complete TCP/IP and UDP protocol tasks, e.g. packet encoding, packet decoding, acknowledge generation, link supervision, timeout detection, retransmissions and fault recovery. Complete automatic connection control including tear up and tear down. Transparent checksum generation and checksum checking, integrated flow control. RFC 9293² compatibility (TCP/IP stack for Windows and Linux). Depending on the project's needs, deliverables can be:

- HDL source code or netlist
- Integrated FPGA system implementation
- Testbenches and scripts for real-life testing
- Comprehensive documentation and interfacing guide
- Development & design-in support

NPAP is optimized to ensure the best bandwidth-delay product performance for your application. The IP core described herein is easy to port to FPGA and ASIC target platforms.

Technical Features

Feature	Specification
Supported on-chip Interfaces	128 bit wide AXI4-Stream
Ethernet PHY interfaces supported	Standard IEEE Ethernet PHYs with RMII, GMII, XGMII, etc via PCS/PMA via ASIC/FPGA Ethernet Subsystem
Ethernet Media Access Controller compatibility	Fraunhofer HHI 10G/25G Low-Latency MAC AMD/Xilinx 10G/25G Ethernet Subsystem (PG210) AMD/Xilinx 100G Ethernet Subsystem (PG165) Intel 10G / 25G Ethernet FPGA IP Microchip PolarFire FPGA 10G Ethernet (UG0727)
Supported protocols (Hardware based)	Ethernet, ARP, IPv4, ICMPv4, IGMPv4, UDP & TCP, DHCP
Number of simultaneous connections	One per TCP Core instantiation - see "Architecture Choices" below, a TCP Core in NPAP relates to a TCP socket in Linux
Interface to application	Datapath via AXI4-Stream 128-bit and separate custom TCP command interface
Supported FPGAs	Complete stack uses generic VHDL code

² https://www.rfc-editor.org/info/rfc9293

.




Tested FPGA series	AMD/Xilinx Virtex 4 to Virtex UltraScale+ AMD/Xilinx Kintex to Kintex UltraScale+ AMD/Xilinx Artix UltraScale+
	AMD/Xilinx Zynq-7000 AMD/Xilinx Zynq UltraScale+ MPSoC AMD/Xilinx Zynq UltraScale+ RFSoC AMD/Xilinx Versal ACAP Series ¹ Achronix Speedster 7t ¹ Intel Cyclone IV series
	Intel Cyclone 10 GX series Intel Stratix V Intel Stratix 10 GX series Intel Agilex F, I, M Series Microchip Polarfire and PolarFire SoC ¹

¹ R&D Work-in-progress or on product release road-map




Implementation Details

Highly modular implementation using standard AXI4 interfaces to support RTL synthesis flows for various FPGA vendors and ASIC RTL design flows.





Starting with Release 1.7.1. RTL is optimized for FPGA pipelining such as Intel Hyperflex or AMD/Xilinx IMux. Starting with Release 2.0 RTL has further been optimized for Intel HyperFlex and Intel HyperFlex2.



Deliverables include IEEE 1685 IP-XACT packages including "NPAP Support IP" blocks plus non-IP-XACT FPGA reference design project.

Version	AMD/Xilinx	Intel	Microchip
NPAP 2.2.1.	Vivado 2022.2	Quartus 22.4	Libero 2022.3
NPAP 1.10.1	Vivado 2018.3	Quartus 22.1	Libero 2021.2




Latency Analysis Results

MLE analyzed processing latency using RTL simulation of two instances of NPAP (clocked at 175 MHz) connected via the 10G LL MAC via XGMII (clocked at 156.25 MHz).

TCP Payload Size [Byte]	Latency [ns]
1	462,8
32	485,8
64	520,0
160	656,0
448	1092,1
960	1868,9
1216	2251,3
1456	2622,7

Latency was measured "door-to-door", i.e. we measured the time difference between sending payload data from one NPAP instance via TCP/IP until receiving that payload data at the other instance of NPAP, see the system-level block diagram:




Obviously, increasing the NPAP clock frequency will reduce RTT latency.



Architecture Choices

NPAP implements a full accelerator, hence all network protocol processing is running as digital logic. NPAP does not instantiate any "soft" CPUs, nor does NPAP rely on external CPUs to fully function. This gives NPAP a very deterministic low latency and makes performance very scalable over circuit area / FPGA resources.

The following block diagram highlights key implementation aspects:





- The (horizontal) datapath is full duplex 128 bits wide using AXI4 Stream
- The (vertical) control path is AXI4 Lite register interfaces with HDL wrappers
- NPAP brings its own 10G/25G Low-Latency Ethernet MAC, but can also interface with Ethernet subsystems from the FPGA vendors
- NPAP implements a complete TCP/UDP/IPv4 stack including functions like ARP, ICMP, IGMP, DHCP
- NPAP is delivered with "Support IP blocks" including design examples for setting MAC addresses and/or IP addresses and/or TCP port numbers either from Programmable Logic / ASIC or via software running on a (Linux) host, either ARM or x86 based
- For each TCP connection that remains open at the same time, there shall be one instance of a TCP Core
- One and only one single instance of a UDP Core must be instantiated when UDP support is required. If there is no need to process UDP, then the UDP Core can be removed completely
- NPAP is highly parameterizable
 - Number of UDP Cores (zero or one)
 - Number of TCP Cores (zero or many)
 - o For each TCP Core: Rx Buffer Size and, separately, Tx Buffer Size
- Other than Rx and Tx buffers and some buffers for clock domain crossings, NPAP hardly uses any buffers at all, which results in very low and deterministic latency
- Your "Layer 7" Application can directly be connected to NPAP via AXI4 Stream which gives you the option of keeping all traffic inside the Programmable Logic / ASIC, and/or to interface with "software" running on (Linux) host, either ARM based or x86 based, via DMA

Team MLE has gained long and deep experiences with integrating NPAP into systems and will support you in identifying, implementing and testing the right architecture choice. Key aspects are outlined below. Please contact us for more details.

Picking the "Right" TCP Peer

NPAP is fully interoperable with (almost) any other TCP/UDP/IP stack. When you optimize data transports towards low latency and/or high bandwidth, keep in mind how both, TCP flow control and TCP congestion control, function and do parameterize both peers accordingly.

NPAP runs the entire protocol stack as a digital circuit. So, when NPAP is on the receiving side TCP packets will be checked, and acknowledged (ACK'ed), in a very short time and at a very high rate (close to line rate). That may challenge a "slow sender".



Similarly, when NPAP is on the sending side, TCP packets will be generated and sent in a very short time and at a very high rate (close to line rate). That may challenge a "slow receiver".

Experimenting, and tweaking parameters on either side, is key to deliver good performance. Predictable high bandwidth and low latency is typically delivered by a "balanced" TCP connection such as putting NPAP on both sides.

Picking the Right TCP Rx/Tx Buffer Sizes

Obviously, larger Tx and Rx buffers deliver higher bandwidths, but at the cost of transport latency. Worse, NPAP Tx and Rx buffers require expensive FPGA BRAM resources. To help you pick a good tradeoff, here is the metric to determine TCP buffer sizes for TCP (keep in mind, that TCP buffers are placed on both ends: Tx side and Rx side):

• Buffer size (in bits) = Bandwidth (in bits-per-second) * RTT (in seconds)

RTT is the Round-Trip Time which is the time for the sender to transmit the data plus the time-of-flight for the data, plus the time it takes the recipient to check for packet correctness (CRC), plus the time for the recipient to send out the ACK, plus the time-of-flight for the ACK, plus the time it takes the sender to process the ACK and release the buffer. Here examples:

- 1. If the recipient is NPAP in a direct connection then we can assume ACK times less than 20 microseconds, i.e. buffer sizes shall be 200k bits. Means in this case one single 32 kBytes FPGA BRAM will be sufficient.
- 2. If the recipient is software then RTT can be much longer, mostly due to the longer processing times in the OS on the recipient side. For a modern Linux we can assume RTT of 100 microseconds, or longer (you can run 'Netperf' on your machine to find out). Means buffer sizes shall be around 1M bits, or the 128K Bytes of BRAM we typically instantiate.

NPAP allows to set Tx and Rx buffer sizes individually and per each TCP Core, to facilitate optimizations for more unidirectional dataflows.

Picking the Right Number of TCP Cores

In typical software systems, the cost of opening a TCP connection is quite CPU expensive, and may take a long time because of RTT and processing times in the operating system. Therefore, most software driven systems keep a TCP connection alive "forever" rather than closing it. The low costs of system RAM for storing each TCP connections' state are not worth the CPU processing costs.

For NPAP, each TCP connection which is open at the same time requires a dedicated TCP Core, which costs FPGA / ASIC resources. However, if RTT is low such as in a LAN,



and with the very low costs of opening and closing a TCP connection in NPAP (a few hundred FPGA clock cycles), "time sharing" TCP Cores can save a lot of FPGA resources without any negatives.

Optimizing NPAP for Linerate Performance

MLE has been working with FPGA vendors to constantly improve NPAP clock frequency. While NPAP originally was designed for ASIC implementation, MLE has adopted NPAP for efficient implementation using modern FPGA devices. Unlike other TCP stacks for FPGA, NPAP features a 128 bit wide bi-directional datapath which puts NPAP into a unique position for realizing high-bandwidth FPGA-based SmartNICs.

Larger bit widths, 512 bits or more, cause "bloat" which is wasting FPGA resources. Smaller bit widths, 64 bits or less, do require unrealistic high clock frequencies to deliver high linerates as the following table shows:

	10 Gbps	25 Gbps	50 Gbps	100 Gbps
32 bit	312.5 MHz	781.25 MHz	1,562.5 MHz	3,125.0 MHz
64 bits	156.25 MHz	390.625 MHz	781.25 MHz	1,562.5 MHz
128 bits	78.125 MHz	195.3 MHz	390.625 MHz	781.25 MHz
512 bits	19.5 MHz	48.8 MHz	97.7 MHz	195.3 MHz


Combining NPAP With FPGA Network Interface Cards (NIC)

An FPGA Network Interface Card (NIC) does some network packet handling in FPGA logic and then DMA's the data into a (Linux) host computer. At MLE we have been using (and contributing to) the Corundum project: http://corundum.io

Corundum is an open-source, high-performance FPGA-based NIC and platform for In-Network Compute. Features include a high performance datapath, 10G/25G/100G Ethernet, PCle connectivity to the host, a custom, high performance, tightly-integrated PCle DMA engine, many (1000+) transmit, receive, completion, and event queues, scatter/gather DMA, MSI, multiple interfaces, multiple ports per interface, per-port transmit scheduling including high precision TDMA, flow hashing, RSS, checksum offloading, and native IEEE 1588 PTP timestamping. A Linux driver is included that integrates with the Linux networking stack. Development and debugging is facilitated by an extensive simulation framework that covers the entire system from a simulation model of the driver and PCI express interface on one side to the Ethernet interfaces on the other side (https://docs.corundum.io/en/latest/contents.html).

One of the key advantages of the Corundum architecture is support for In-Network Processing inside the FPGA logic, shown as "App" in the block diagram:






These Corundum "Apps" can serve as a "turbo", and one of those turbos can be NPAP. This is quickly evolving so please contact us for more information!

Implementing Time-Sensitive Networking (TSN)

TSN has become a set of emerging, open IEEE standards with momentum in industrial markets (for 10/100/1000 Mbps speed) and in next-generation Automotive Zone architectures (for 10/25/50 Gbps speeds). Aspects such as Time-Aware Traffic Shaping also find application in telecommunication, Provider Back-Bone (PBB) Switching or Software-Define Wide Area Networks (SD-WAN), for example. TSN and TCP can be combined according to the OSI Layers.



The outcome is a deterministic and reliable network protocol, which makes TCP/IP over TSN a very good candidate for all networking where IT (Information Technology) and OT (Operations Technology) converge, or in Systems-of-Systems backbones. TSN itself is quickly evolving so please contact us for more information!




Linux Kernel Bypass With NPAP

Increased Ethernet speeds push a need to offload CPUs from the burden of TCP/UDP/IP processing. Various kernel bypass options exist, some include so-called RDMA (Remote DMA). NPAP can provide architecture choices for implementing such kernel bypass.

Normally, from a CPU's perspective, TCP socket I/O means sending and/or receiving (raw) network data between the host CPU and the NIC. The kernel runs network protocol processing for IPv4, TCP, and socket APIs. User space applications that generate and/or digest the network data add to the CPU processing burden.

RDMA skips most steps and a so-called rNIC (RDMA NIC) device driver directly interfaces with user space memory, effectively bypassing the kernel.



NPAP can operate in a similar way, where NPAP does all TCP/IP processing in dedicated ASIC / FPGA logic and then a (Linux) device driver copies the payload data between user space memory and NPAP.

Adding Transport Layer Security (TLS)

MLE has been working with partner Xiphera to integrate NPAP with Xiphera's TLS IP Cores for FPGA. Successful integration has been delivered to first customers. This is also quickly evolving so please contact us for more information!



NPAP Evaluation Choices

MLE offers multiple ways to evaluate and benchmark NPAP:

- Our Remote Evaluation System (RES) hosts a dedicated NPAP installation in the "MLE Cloud"
- Free-of-charge Evaluation Reference Designs are available for a limited set of off-the-shelf hardware
- A "Developers License" is a highly discounted extended evaluation license which gives you full source code access to integrate and run NPAP within your target hardware

Evaluation Reference Designs

For evaluating the functioning and the performance of NPAP MLE provides Evaluation Reference Designs (ERD) for several FPGA Development Kits:

- NPAP-25G on AMD/Xilinx ZCU111 with Zyng Ultrascale+ RFSoC ZU28EG
- NPAP-100G on AMD/Xilinx ZCU111 with Zyng Ultrascale+ RFSoC ZU28EG
- NPAP-10G on Intel Stratix 10 GX Development Kit / on MLE NPAC
- NPAP-25G on Intel N6001-PL (Agilex AGF014 F Series FPGA)
- NPAP-10G on Microchip PolarFire MPF300-EVAL-KIT

Each ERD typically instantiates the full stack including MAC, Ethernet, IPv4 (with ICMP and IGMP), plus 10 TCP session instances, plus the UDP block, plus Netperf/Netserver implementation in programmable logic. The Netperf/Netserver block is compatible with open source Netperf/Netserver 2.6 and can be used for functionality analysis and for performance benchmarking.

For SoC-FPGAs such as AMD/Xilinx Zynq-7000 or AMD/Xilinx Zynq UltraScale+ MPSoC the ERD can run Linux, and Netperf/Netserver control commands can be set and results can be looked at by logging in via UART or SSH (RJ45).

Here some exemplary setups from MLE's NPAP Test Lab:











Resource Estimates for ASIC and Other FPGA

While NPAP has been implemented using re-targetable RTL HDL code we just cannot provide resource estimates for all possible target technologies. If you are interested in integrating NPAP into another target technology, please contact us.

Resource Estimates for AMD/Xilinx Ultrascale+ Series

The following table shows resources for AMD/Xilinx Zynq Ultrascale+ MPSoC ZU19EG compiled with Xilinx Vivado 2018.3 - instantiating the following design features:

- 10 GigE Low-Latency MAC from Fraunhofer HHI
- Ethernet block
- IPv4 block
- UDP block
- 3 instances of TCP blocks

		I	Total	Logic	LUT		I	1	1	DSP48	1
Instance		Module	LUTs	LUTs	RAMs	SRLs	FFs	RAMB36	RAMB18	Blocks	1
+		+	+	+	+	+	+	+	+	+	+
npap_tcp_udp_wrapper	_u0	npap_tcp_udp_wrapper	33277				35034		10		
npap_tcp_udp_wrapp	er_u0	npap_tcp_udp_wrapper	31359		1506	16	34053	71	10	1 6	
(npap_tcp_udp_wr	apper_u0)	npap_tcp_udp_wrapper	65	I 65	0	0	0	0	0	0	
npap_tcp_udp_top	_u0	npap_tcp_udp_top	31294	29772	1506	16	34053	71	10	1 6	
(npap_tcp_udp_	top_u0)	npap_tcp_udp_top	0	0	0	0	1	0	0	0	1
gen_hhi_to_axi	s_adapter[0].u	hhi_to_axis_adapter_5	8	1 8	0	0	0	0	0	0	
gen_hhi_to_axi	s_adapter[1].u	hhi_to_axis_adapter_6	8	1 8	0	0	0	0	0	0	
gen_hhi_to_axi	s_adapter[2].u	hhi_to_axis_adapter_7	8	8	0	0	0	0	0	0	1
wrapper_ll_ip_	tcp_u0	Wrapper_LL_IP_TCP	31270	29748	1506	16	34052	71	10	6	
(wrapper_11_	ip_tcp_u0)	Wrapper_LL_IP_TCP	42	42	0	0	203	0	0	0	1
GEN_MAC_NET_	CONV_HHI.u	MacNetworkLayerConversion	370	290	80	0	554	0	0	0	1
g0.i_tcpTxMu	x	TcpTxMux	242	242	0	0	3	0	0	0	1
gen_WithUdp.	i_udp	wrapper_udp	2226	2144	82	0	3243	19	1	0	1
gen_tcpConne	ctions[0].u	Wrapper_TCPxdcDup1	8030	7598	432	0	8113	16] 3	2	1
gen_tcpConne	ctions[1].u	Wrapper_TCPxdcDup2	7962	7530	432	0	8117	16] 3	2	1
gen_tcpConne	ctions[2].u	Wrapper_TCP	8018	7586	432	0	8117	16] 3	2	1
iBusSchedule	r8	BusScheduler8	85	85	0	0	53	0	0	0	1
i_internetLa	yer	Wrapper_IP	2286	2222	48	16	2908	2	0	0	1
i_networkLay	er	Wrapper_Networklayer	2051	2051	0	0	2737	2	0	0	1
i_rxLinkRese	tSync	ResetSync_xdcDup20	0	0	0	0	2	0	0	0	1
i_txLinkRese	tSync	ResetSync_xdcDup_21	0	0	0	0	2	0	0	0	1
mac_10_gbe_wrapper	_u0	mac10gbe_wrapper	1918	1918	0	0	981	0	0	0	1
mac10gbe_top_u0		mac10gbe_top	1918	1918	0	0	981	0	0	0	1
mac10Gbe_struc	t_u0	mac10Gbe_struct	1918	1918	0	0	981	0	0	0	1
+		+	+	+	+	+	+	+	+	+	-+



Resource Estimates for AMD/Xilinx 7-Series

The following table shows resources for AMD/Xilinx 7-Series Kintex fabric (XC7Z045-2) compiled with Xilinx Vivado 2014.4 - instantiating the following design features:

- 10 GigE Low-Latency MAC from Fraunhofer HHI
- Ethernet block
- IPv4 block
- UDP block
- 2 instances of TCP blocks

+-		+	+	-+-		+	+	+	+	+	++
-		I .	Total	1	Logic	LUT		ı	I	I .	DSP48
	Instance	Module	LUTs	- 1	LUTs	RAMs	SRLs	FFs	RAMB36	RAMB18	Blocks
+-		+	+	-+-		+	+	+	+	+	++
	wrapper_mac_10gStack	(top)	29459	- 1	28425	904	130	25727	50	6	4
	(wrapper_mac_10gStack)	(top)	241	- 1	241	0	0	0	0	0	0
	i_10GStack	Wrapper_LL_IP_TCPparameterized0	27045	- 1	26013	904	128	24644	50	1 6	4
	g0.i_tcpTxMux	TcpTxMuxparameterized0	0	- 1	0	0	0	3	0	0	0
	gen_WithUdp.i_udp	wrapper_udpparameterized0	3538	- 1	3350	92	96	3732	14	0	0
-	gen_tcpConnections[0].i	Wrapper_TCPparameterized0	9347	- 1	8963	384	0	7938	16	3	2
	gen_tcpConnections[1].i	Wrapper_TCPparameterized0_1	9349	- 1	8965	384	0	7938	16	3	2
	iBusScheduler8	BusScheduler8parameterized0	568	- 1	568	0	0	31	0	0	0
	i_internetLayer	Wrapper_IPparameterized0	2989	- 1	2913	44	32	3437	1 2	0	0
	i_netLayerConv	MacNetworkLayerConversionparameterized0	139	- 1	139	0	0	72	0	0	0
-	i_networkLayer	Wrapper_Networklayerparameterized0	1125	- 1	1125	0	0	1491	2	0	0
	i_txLinkResetSync	ResetSyncparameterized0_2	0	- 1	0	0	0	2	0	0	0
	i_ResetStretch_aux	ResetStretchparameterized0	75	- 1	74	0	1	35	0	0	0
	i_ResetStretch_stack	ResetStretch_parameterized2	75	- 1	74	0	1	34	0	0	0
	i_clk_stretch	clk_stretch	1	- 1	1	0	0	29	0	0	0
	i_gen100ms	GenClk100msparameterized0	69	- 1	69	0	0	30	0	0	0
	i_mac10GbE	mac10Gbe_Wrapperparameterized0	1957	-1	1957	0	0	955	0	0	0
	(i_mac10GbE)	mac10Gbe_Wrapperparameterized0	0	- 1	0	0	0	1	0	0	0
-	i_mac10Gbe	mac10Gbeparameterized0	1957	- 1	1957	0	0	954	0	0	0
+-		+	+	-+-		+	+	+	+	+	++



Resource Estimates for Intel Stratix-10

The following table shows resources for compiled with Quartus Prime v19.3 for 1SX280HN2F43E2VG - instantiating the following design features:

- 10 GigE Low-Latency MAC from Fraunhofer HHI
- Ethernet block
- IPv4 block
- UDP block
- 3 instances of TCP blocks

	- 1	ALMs	used	-			1	Dedi	cated	1			Bl	ock	1	
P I	- 1	in	final	-	ALMs	used	-	Combinat	ional	1	1	Logic	Men	ory	1	
ompilation Hierarchy Node ocks	- 1	plac	ement	1	for r	nemory	1		ALUTs	I	Regis	sters	l E	its	1	M20K
		35194.0	(4.2)		200.0	(0.0)		44839	(18)		34020	(0)	21125	12		163
gen loopback tcp interface wrapper top[0].u	,	100.2				(0.0)			(0)		172		1 21120	0		100
qen loopbackServer.i loopbackServer	1		(100.2)			(0.0)			(57)			(172)		0		
gen loopback tcp interface wrapper top[1].u	,	99.1		i		(0.0)			(0)		172			0	i	
gen loopbackServer.i loopbackServer	'		(99.1)	i		(0.0)			(57)			(172)		0	i	
gen loopback tcp interface wrapper top[2].u	,	101.4		i		(0.0)			(0)			(0)		0	i	
gen loopbackServer.i loopbackServer	'		(101.4)	i		(0.0)			(57)	1		(172)		0	i	
mac 10 gbe wrapper u0		2089.5		i		(0.0)		2926			1378	(0)	1	0	i	
mac10gbe top u0		2089.5	(0.0)	i	0.0	(0.0)	1	2926	(0)		1378	(0)	1	0	1	
npap tcp udp wrapper u0	1	32624.9	(0.0)	1	200.0	(0.0)	1	41429	(0)		31867	(0)	21125	12	ī	16
npap tcp udp top u0	1	32624.9	(2.2)	1	200.0	(0.0)	1	41429	(4)		31867	(1)	21125	12	ī	16
wrapper_ll_ip_tcp_u0	1	32622.7	(67.2)	ī	200.0	(0.0)	ı	41425	(1)	ı	31866	(196)	21125	12	ī	16
GEN_MAC_NET_CONV_HHI.i_netLayerConv	1	1948.2	(9.2)	ı	0.0	(0.0)	1	785	(15)	ı	2655	(0)	i .	0	ī	
gen_64bitAlign.i_rxAlign	1	74.2	(74.2)	1	0.0	(0.0)	1	13	(13)	ı	145	(145)	I .	0	ī	
gen_rxSyncFifo.i_fifoCDC	1	1855.4	(1855.4)	1	0.0	(0.0)	1	744	(744)	ı	2507	(250	7)	0	ī	
i_nlToMacMux	1	9.3	(9.3)	ı	0.0	(0.0)	ı	13	(13)	ı	3	(3)	i .	0	ī	
g0.i_tcpTxMux	1	1.7	(1.7)	ı	0.0	(0.0)	1	3	(3)	ı	3	(3)	i .	0	ī	
gen_WithUdp.i_udp	1	485.7	(0.8)	ı	0.0	(0.0)	1	626	(0)	ı	888	(2)	2785	60	ī	1
<pre>gen_tcpConnections[0].i_tcp</pre>	1	8480.2	(35.9)	ı	60.0	(0.0)	1	11408	(12)	ı	7936	(87)	5935	68	ī	4
<pre>gen_tcpConnections[1].i_tcp</pre>	1	8460.5	(40.8)	ı	60.0	(0.0)	1	11357	(12)	ı	7600	(87)	5935	68	ī	4
gen_tcpConnections[2].i_tcp	- 1	8497.9	(34.8)	1	60.0	(0.0)	1	11376	(12)	ı	7801	(86)	5935	68	1	4
iBusScheduler8	1	86.2	(86.2)	I	0.0	(0.0)	1	136	(136)	ı	55	(55)	Į.	0	1	
i_internetLayer	1	2741.3	(6.2)	I	20.0	(0.0)	1	3560	(10)	ı	2657	(5)	179	20	1	
i_networkLayer	1	1851.8	(0.0)	ı	0.0	(0.0)	1	2173	(0)	ı	2071	(0)	353	28	1	
i_rxLinkResetSync	1	1.0	(1.0)	ı	0.0	(0.0)	1	0	(0)	ı	2	(2)	L	0	1	
i_txLinkResetSync	1	1.0	(1.0)	1	0.0	(0.0)	1	0	(0)		2	(2)	I	0	1	



Resource Estimates for Microchip Polarfire

The following table shows resources synthesized for Microchip PolarFire MPF300TS-1FCG1152I using Libero 2021.1 - instantiating the following design features:

- Ethernet block
- IPv4 block
- UDP block
- 3 instances of TCP blocks

+	+	+	+	+	+	+	·	+
1	Fabric	Fabric	Interface	Interface	uSRAM	LSRAM	Math	Chip
Instance	4LUT	DFF	4LUT	DFF	1K	18K	18x18	Global
+	·	+	+	+	+	+	·	+
npap_tcp_udp_wrapper_u0	60339	31116	6792	6792	122	146	2	12
npap_tcp_udp_top_u0	60339	31116	6792	6792	122	146	2	12
Primitives	13	1	0	0	0	0	0	0
interface_adapter (all)	57	1	0	0	0	0	0	0
wrapper_ll_ip_tcp_u0	60269	31115	6792	6792	122	146	2	12
Primitives	349	195	0	0	0	0	0	0
i_netLayerConv	249	206	0	0	0	0	0	0
i_tcpTxMux	123	2	0	0	0	0	0	0
gen_WithUdp.i_udp	5598	3997	1548	0	24	35	0	0
gen_tcpConnections[0].i	15560	7037	1740	1740	31	37	0	3
gen_tcpConnections[1].i	13287	6649	1068	1068	26	19	2	3
gen_tcpConnections[2].i	15707	7112	1752	1752	35	37	0	3
iBusScheduler8	106	34	0	0	0	0	0	0
i_internetLayer	3717	2995	216	216	6	4	0	1
i_networkLayer	5306	2665	504	504	0	14	0	0
+	·	+	+	+	+	+	·	+



Detailed protocol support according RFC1122 (excerpt)

Ethernet Layer

Feature	Section	Must	Must not	Implemented
Send Trailers by default without negotiation	2.3.1		Х	Х
ARP	2.3.2			
Flush out-of-date ARP cache entries	2.3.2.1	X		(x)
Prevent ARP floods	2.3.2.1	Х		(x)
Ethernet and IEEE 802 Encapsulation	2.3.3			
Host able to:	2.3.3			
Send & receive RFC-894 encapsulation	2.3.3	Х		Х
Send K1=6 encapsulation	2.3.3		Х	
Use ARP on Ethernet and IEEE 802 nets	2.3.3	X		Х
Link layer report b'casts to IP layer	2.4	X		
IP layer pass TOS to link layer	2.4	X		
No ARP cache entry treated as Dest. Unreach.	2.4		Х	Х

IP & ICMP Layer

Feature	Section	Must	Must not	Implemented
Implement IP and ICMP	3.1	Х		х
Handle remote multihoming in application layer	3.1	Х		х
Meet gateway specs if forward datagrams	3.1	Х		-
Silently discard Version != 4	3.2.1.1	Х		Х
Verify IP checksum, silently discard bad dgram Addressing:	3.2.1.2	Х		Х
Subnet addressing (RFC-950)	3.2.1.3	×		_
Src address must be host's own IP address	3.2.1.3	X		×
Silently discard datagram with bad dest addr	3.2.1.3	Х		x
Silently discard datagram with bad src addr	3.2.1.3	Х		x
Support reassembly	3.2.1.4	X		-
TOS:				



Allow transport layer to set TOS	3.2.1.6	X		-
TTL:				
Send packet with TTL of 0	3.2.1.7		Х	Х
Discard received packets with TTL > 2	3.2.1.7		X	-
Allow transport layer to set TTL	3.2.1.7	X		_
Fixed TTL is configurable	3.2.1.7	X		X
Tixed TTE is configurable	5.2.1.7	^		^
IP Options:				
Allow transport layer to send IP options	3.2.1.8	Х		_
Pass all IP options rcvd to higher layer	3.2.1.8	X		_
IP layer silently ignore unknown options	3.2.1.8	X		Х
Silently ignore Stream Identifier option	3.2.1.8b	X		X
, ,	3.2.1.00	X		_ ^
Source Route Option:	2210-	.,		
Originate & terminate Source Route options	3.2.1.8c	Х		-
Datagram with completed SR passed up to TL	3.2.1.8c	Х		-
Build correct (non-redundant) return route	3.2.1.8c	Χ		-
Send multiple SR options in one header	3.2.1.8c	Х		-
ROUTING OUTBOUND DATAGRAMS:				
	2211			,,
Use address mask in local/remote decision	3.3.1.1	Х		Х
Operate with no gateways on conn network	3.3.1.1	Х		Х
Maintain "route cache" of next-hop gateways	3.3.1.2	Χ		-
If no cache entry, use default gateway	3.3.1.2	X		Х
Support multiple default gateways	3.3.1.2	X		-
Able to detect failure of next-hop gateway	3.3.1.4	V		
		X	v	-
Ping gateways continuously	3.3.1.4		Х	-
Ping only when traffic being sent	3.4.1.4	Х		-
Ping only when no positive indication	3.3.1.4	Х		-
Switch from failed default g'way to another	3.3.1.5	Χ		-
Manual method of entering config info	3.3.1.6	Х		-
REASSEMBLY and FRAGMENTATION:				
Able to reassemble incoming datagrams	3.3.2	V		
	3.3.2	X		_
Transport layer able to learn MMS _R	3.3.2	X		-
Send ICMP Time Exceeded on	2 2 2			
reassembly timeout	3.3.2	Х		-
Pass MMS _s to higher layers	3.3.3	X		-
MULTIHOMING:				
Allow application to choose local IP addr	3.3.4.2	Х		X
Allow application to choose local ir addi	J.J. T .∠	^		_ ^
BROADCAST:				
Broadcast addr as IP source addr	3.2.1.3		Х	_
Recognize all broadcast address formats	3.3.6	Х		_
Use IP b'cast/m'cast addr in link-layer b'cast	3.3.6	X		_



INTERFACE: Allow transport layer to use all IP mechanisms Pass interface ident up to transport layer Pass all IP options up to transport layer Transport layer can send certain ICMP	3.4 3.4 3.4	X X X	
messages	3.4	X	-
Pass spec'd ICMP messages up to transp. layer	3.4	X	-
Include IP hdr+8 octets or more from orig.	3.4	X	-
ICMP: Echo server Echo client Use specific-dest addr as Echo Reply src Send same data in Echo Reply Pass Echo Reply to higher layer Reverse and reflect Source Route option Use IP b'cast/m'cast addr in link-layer b'cast	3.2.2.6 3.2.2.6 3.2.2.6 3.2.2.6 3.2.2.6 3.2.2.6 3.3.3.6	x x x x x	- X X X X

TCP Layer

Feature	Section	Must	Must not	Implemented
Push flag ESEND call can specify PUSH If cannot: sender buffer indefinitely If cannot: PSH last segment	4.2.2.2 4.2.2.2 4.2.2.2	×	x	- X
Window Treat as unsigned number Robust against shrinking window Sender probe zero window Allow window stay zero indefinitely Sender timeout OK conn with zero wind	4.2.2.3 4.2.2.16 4.2.2.17 4.2.2.17 4.2.2.17	X X X	X	x - (x) x x
TCP Options Receive TCP option in any segment Ignore unsupported options Cope with illegal option length Implement sending & receiving MSS option Send-MSS default is 536	4.2.2.5 4.2.2.5 4.2.2.5 4.2.2.6 4.2.2.6	X X X X		X X - X



Calculate effective send seg size TCP Checksums Sender compute checksum Receiver check checksum Use clock-driven ISN selection Opening Connections Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn Inform application of aborted conn Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. Exponential backoff 4.2.2.7 x x x 4.2.2.7 x x 4.2.2.10 x 4.2.2.18 x 4.2.2.18 x 4.2.2.18 x - 4.2.3.14 x - 4.2.3.14 x - 4.2.3.14 x - 4.2.3.13 x x - 4.2.2.15 x - 4.2.2.15 x - 4.2.2.15 x - 4.2.3.1		1		1	
Sender compute checksum Receiver check checksum Use clock-driven ISN selection Opening Connections Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.7 x x x x x x x x x x x x x	Calculate effective send seg size	4.2.2.6	Х		х
Sender compute checksum Receiver check checksum Use clock-driven ISN selection Opening Connections Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.7 x x x x x x x x x x x x x	TCP Chacksums				
Receiver check checksum Use clock-driven ISN selection Opening Connections Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.7 x x x 4.2.2.10 x -4.2.2.18 x -4.2.2.18 x -4.2.3.7 x x -4.2.3.1		1227	\ \ \		\ \ \
Use clock-driven ISN selection Opening Connections Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.19 4.2.2.13 4.2.2.15 4.2					l '' l
Opening Connections Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.10 x 4.2.2.18 x 4.2.2.18 x 4.2.2.18 x 4.2.3.7 x x x x x 4.2.3.14 x - 4.2.3.14 x - 4.2.2.15 x - 4.2.2.15 x - 4.2.2.15 x - 4.2.3.1	Receiver check checksum	4.2.2.7	X		X
Support simultaneous open attempts SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson's RTO estimation alg. 4.2.2.10 x 4.2.2.18 x 4.2.2.18 x x 4.2.3.7 x x x x x x - 4.2.3.14 x - 4.2.3.14 x - 4.2.2.15 x 4.2.2.15 x - 4.2.2.15	Use clock-driven ISN selection	4.2.2.9	Х		Х
SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.11 4.2.2.18 4.2.2.18 4.2.2.3.7 4.2.3.1 4.2.3.14 4.2.3.14 5.2.3.14 7.3.3.1 8.4.2.3.15 8.4.2.3.15 8.4.2.3.11 9.4.2.3.11 1.4.2.3.11 9.4.2.3.11 1.4.2.3.11 9.4.2.3.11 1.4.2.3.1	Opening Connections				
SYN-RCVD remembers last state Passive Open call interfere with others Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.11 4.2.2.18 4.2.2.18 4.2.2.3.7 4.2.3.1 4.2.3.14 4.2.3.14 5.2.3.14 7.3.3.1 8.4.2.3.15 8.4.2.3.15 8.4.2.3.11 9.4.2.3.11 1.4.2.3.11 9.4.2.3.11 1.4.2.3.11 9.4.2.3.11 1.4.2.3.1	Support simultaneous open attempts	4.2.2.10	X		-
Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Ask IP for src address for 2 x MSL second. 4.2.3.7	SYN-RCVD remembers last state	4.2.2.11	X		-
Function: simultan. LISTENs for same port Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Ask IP for src address for 2 x MSL second. 4.2.3.7	Passive Open call interfere with others	4.2.2.18		X	-
Ask IP for src address for SYN if necc. Otherwise, use local addr of conn. OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.3.7 4.2.3.14 x 4.2.3.14 x 4.2.2.13 x x x x x x 4.2.2.13 x 4.2.2.15 x 4.2.2.15 x 4.2.3.1 x - 4.2.3.1 x - 4.2.3.1		4.2.2.18	X		
OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.3.14 4.2.3.14 x 4.2.2.13 x 4.2.2.13 x 4.2.2.15 x 4.2.2.15 x 4.2.3.1 x - 4.2.3.1 x - 4.2.3.1		4.2.3.7	X		x
OPEN to broadcast/multicast IP Address Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.3.14 4.2.3.14 x 4.2.2.13 x 4.2.2.13 x 4.2.2.15 x 4.2.2.15 x 4.2.3.1 x - 4.2.3.1 x - 4.2.3.1	Otherwise, use local addr of conn.	4.2.3.7	×		l x
Silently discard seg to bcast/mcast addr Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.3.14 4.2.2.13 4.2.2.13 4.2.2.15 4.2.2.15 4.2.2.15 4.2.3.1 4.2.3.1 4.2.3.1 4.2.3.1	· ·	4.2.3.14		X	_
Closing Connections Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.13 x x x x x x x x x x x x x x x x x x x		4.2.3.14	×		_
Inform application of aborted conn In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.13 x x x x x x x x x x 4.2.2.15 x - 4.2.2.15 x - 4.2.3.1 x - 4.2.3.1	, ,				
In TIME-WAIT state for 2 x MSL seconds Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. 4.2.2.13 4.2.2.13 4.2.2.15 4.2.2.15 4.2.3.1 4.2.3.1 4.2.3.1 4.2.3.1		4.2.2.13	×		l _× l
Retransmissions Jacobson Slow Start algorithm Jacobson Congestion-Avoidance algorithm Karn's algorithm Jacobson's RTO estimation alg. - 4.2.2.15					l '' l
Jacobson Slow Start algorithm4.2.2.15x-Jacobson Congestion-Avoidance algorithm4.2.2.15x-Karn's algorithm4.2.3.1x-Jacobson's RTO estimation alg.4.2.3.1x-					-
Jacobson Congestion-Avoidance algorithm 4.2.2.15 x Karn's algorithm 4.2.3.1 x Jacobson's RTO estimation alg. 4.2.3.1 x		42215	×		_
Karn's algorithm 4.2.3.1 x - Jacobson's RTO estimation alg. 4.2.3.1 x -					_
Jacobson's RTO estimation alg. 4.2.3.1 x -					_
	_		1		_
Exponential backon			^		
1 1 1 1	Exponential backon	4.2.3.1			
Generating ACK's:	Generating ACK's:				
Process all Q'd before send ACK 4.2.2.20 x x		4.2.2.20	×		$ _{X}$
Receiver SWS-Avoidance Algorithm 4.2.3.3 x			Х		-



Changelog

The following lists MLE's engineering changelog for NPAP. With the release of NPAP v2.2.0 the development cycle changes from 1.x to 2.x.

NPAP Version 2 Development

- 2.2.1 (20230630)
 - UDP
 - #5707 fix UDP meta data handling
- 2.2.0 (20230531)
 - GENERAL
 - #5652 internal code merge and structure update (technically NPAP v2.2.0 is identically with v2.1.2, the code history has a different merge / rebase history)
- 2.1.2 (20230411)
 - o TCP
 - #5562 add support for partially ACKed packages
- 2.1.1 (20230331)
 - version changes not included
 - sync with NPAP 1.10.1
 - o IPGUI
 - #5560 remove AXI4-S MAC TDATA width setting from customisation GUI
 - #5569 buffer size: make IP customisation GUI default the same as HDL default
 - GENERAL
 - #5668 clock are now associated to the AXI4-L interface
- 2.1.0 (20230306)
 - o TCP
 - #5554 fix signal overflow on TCP transmit controller
 - #5555 fix signal overflow on TCP receive buffer calculation signal



- 2.0.1 (20220822)
 - version changes not included
 - NPAP 1.9.2 to 1.10.0
 - GENERAL
 - #4836 add priority scheduler
- 2.0.0 (20220715)
 - o version changes not included
 - NPAP 1.9.2 to 1.10.0
 - GENERAL
 - #2854 remove NPAP application CDCs from code base
 - #3944 NPAP Performance Enhancement and Clean Up (parts)
 - #4398 remove 8bit data path
 - #4399 remove dma code fragments
 - #4834 add QoS interfaces and generics
 - #4835 add register interface for priority settings
 - ETHERNET
 - #4601 change MAC interface to standart 128 Bit AXIS

NPAP Version 1 Development

- 1.10.1 (20230331)
 - o TCP
 - #5554 fix overflow on allow payload size register
 - #5557 fix minimum value for G_TCP_RX_MAX_FRAME_NUMBER and
 - G_TCP_TX_MAX_FRAME_NUMBER
 - #5639 fix TCP window calculation after window scale is set
- 1.10.0 (20220930)
 - o TCP
 - #4389 add TCP Cmd TcpCmdSetTcpPsh
 - #4888 fix TCP session handling with same destination port



- #4916 fix TCP splitter generating overlong packages
- #5007 fix bug where changing RTO values could lead to TCP Cmd interface to hang
- 1.9.2 (20220718)
 - o GENERAL
 - #4805 TCP session do not transfer data reliably on first connection (Microchip only)
- 1.9.1 (20220503)
 - GENERAL
 - #4741 fix wrong license header
- 1.9.0 (20220430)
 - o TCP
 - #4700 add per TCP session configurable buffer sizes and configurable MSS
 - o UDP
 - #4700 add new parameter G_TX_MAX_DATAGRAM_SIZE
- 1.8.0 (20220331)
 - ETHERNET
 - #4606 add padding for frames smaller than 60 Bytes
 - o TCP
 - #4609 remove maximum TCP Session limit
 - o UDP
 - #4557 fix length assignment in UDP Interface Adapter
- 1.7.1 (20211220)
 - o GENERAL
 - #3951 add missing reset signal
 - #4412 fix buffer generic ranges
 - #4416 fix subnet mask assignment for no UDP setup
 - o TCP
 - #4367 fix tcp space available calculation for buffer sizes above 64KB
- 1.7.0 (20211101)
 - o GENERAL
 - #3951 remove unused altera_attribute
 - #4139 allow set off RTO values in TCP session establish state
- 1.6.2 (20210913)
 - o GENERAL



- #3981 remove unused altera_attribute
- 1.6.1 (20210801)
 - UDP
 - #3969 fix use of ceil function
- 1.6.0 (20210701)
 - GENERAL
 - #3916 rename / fix generic names
- 1.5.3 (20210301)
 - o UDP
 - #3549 fix bus scheduler bus handling
- 1.5.2 (20201101)
 - o TCP
 - #3091 fix ack command fifo interface handling
- 1.5.1 (20201001)
 - o ARP
 - #2924 fix handshake between ARP and bus scheduler
 - o TCP
 - #2539 fix possible wrong MAC usage in multi session configuration
 - #2923 fix data acceptance criteria from application
- 1.5.0 (20200901)
 - GENERAL
 - #2254 change 100ms clock not generated inside NPAP wrapper
 - #2848 change application clocking by removing TCP and UDP application clock
 - o IP
- #2239 change default configuration for IP filter, now enabled
- o DHCP
 - #2858 change increase DHCP usability by adding try counter, valid signal and new timeout behaviour
 - #2737 fix DHCP lease calculation
- TCP
 - #2703 fix payload length update behaviour in transmit controller
 - #2727 fix acknowledgment number update behaviour in transmit controller
 - #2831 fix FSM handshake in transmit controller which could lead to TCP session freeze
- 1.4.9 (20200702)
 - o IGMP
 - #2704 change disable IGMP per default
 - #2496 fix compiler warning about latch implementation
 - o TCP



- #2706 change TCP tx data path in asynchronous mode
- #2627, #2688, #2693, #2701, #2702 fix TCP tx splitter, rework after multiple bugs
- #2692 fix used TCP tx splitter generic
- #2711 fix transmit controller fsm reset generation
- 1.4.8 (20200430)
 - o TCP
 - #2477 fix TCP retransmission buffer delete handling
- 1.4.7 (20200331)
 - o TCP
 - #2180 change TCP tx splitter to work with byte granularity
 - #2097 fix TCP multi session reset synchronization
 - #2339 fix TCP application reset clock domain crossing
- 1.4.6 (20200303)
 - o GENERAL
 - #2469 fix default gateway IP address usage
 - o TCP
 - #2468 add register stage to TCP TX application interface to ease timing on Virtex 6
- 1.4.5 (20200220)
 - o GENERAL
 - #2449 fix Xilinx ISE 14.7 workflow
- 1.4.4 (20200213)
 - o TCP
 - #2086 fix retransmission lockup
 - #2112 fix fsm lockup in transmit controller
- 1.4.3 (20200116)
 - o ARP
 - #2179 fix ARP cache ip address lookup
- 1.4.2 (20200113)
 - GENERAL
 - #2294 change delivered IP XACT constraint file
- 1.4.1 (20200107)
 - o TCP
 - fix data type and IP core GUI handling of TCP sequence number initialization
- 1.4.0 (20191126)
 - GENERAL
 - #1930 add AXI4-Stream TCP application interface
 - #2151 add customized block design configuration gui
 - #2166 add example constrain file to IP XACT packaging



- #2148 fix block design gui NPAP name generic
- o TCP
 - #1939 fix space available calculation which lead to duplicated data beat
 - #2181 fix TCP tx splitter timeout
- 1.3.0 (20191002)
 - GENERAL
 - #1682 add IP XACT TCP/UDP wrapper and packaging
- 1.2.0 (20190920)
 - GENERAL
 - #2075 add packaging infrastructure for TCP source code release
- 1.1.0 (20190705)
 - o ARP
 - #1719 add new ARP cache size generic
 - #1698 fix internal race condition during initialization
 - o UDP
 - #1720 fix retry mechanism on failed ARP lookup
- 1.0.0 (20181023)
 - GENERAL
 - #1320 add NPAP to MLE Vivado build toolchain
 - #1326 add IP XACT UDP wrapper and packaging
 - #1133 fix bus scheduler grant timeout
 - o ETHERNET
 - #1323 add 64 and 128 bit AXI4-Stream interface option
 - o IP
- #1328 fix IP header decoder data valid calculation for payloads of 1 to 3 byte
- o UDP
 - #1322 add AXI4-Stream UDP application interface
 - #1324 add new generic to disable UDP TX aligner
 - #1132 fix UDP tx fifo write count calculation
 - #1133 fix UDP header encoder fsm timeout for ARP
 - #1327 fix UDP throughput bottleneck for payload sizes less than 100 byte
 - #1330 fix corrupt UDP data multiplexing for zero TCP connections



Contact Info

Missing Link Electronics, Inc. 2880 Zanker Road, Suite 203 San Jose, CA 95134

Phone: +1-408-475-1490

Missing Link Electronics GmbH Ringstrasse 66 / Halle 14 12105 Berlin

Missing Link Electronics GmbH Industriestraße 10 89231 Neu-Ulm Tel. +49 731 141149-0

Email: sales-web@mlecorp.com

http://www.missinglinkelectronics.com



Founded in 1949, the German Fraunhofer-Gesellschaft undertakes applied research of direct utility to private and public enterprise and of wide benefit to society. With a workforce of over 23,000, the Fraunhofer-Gesellschaft is Europe's biggest organization for applied research, and currently operates a total of 67 institutes and research units. The organization's core task is to carry out research of practical utility in close cooperation with its customers from industry and the public sector.

<u>Fraunhofer HHI</u> was founded in 1928 as "Heinrich-Hertz-Institut für Schwingungsforschung" and joined in 2003 the Fraunhofer-Gesellschaft as the "Fraunhofer Institute for Telecommunications, Heinrich-Hertz-Institut". Today it is the leading research institute for networking and telecommunications technology, "Driving the Gigabit Society".