CONTACT MLE
Please fill in the form and your requirements below, and our team will contact you soon.


    AMD (Xilinx)Altera (Intel)LatticeMicrochip (MicroSemi)Other


    *By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE

    MLE NPAP Latency Analysis Results

    MLE analyzed processing latency using RTL simulation of two instances of MLE NPAP (using different clock speeds) connected via 10G LL MAC via XGMII (clocked at 156.25 MHz).

    TCP Payload Size [Byte]Clock cyclesLatency [ns] at 175 MHzLatency [ns] at 322 MHzLatency [ns] at 550 MHz
    162354.3192.5112.7
    3267382.9208.1121.8
    6473417.1226.7132.7
    16091520.0282.6165.5
    448145828.6450.3263.6
    9602411,377.1748.4438.2
    12162891,651.4897.5525.5
    14563341,908.61,037.3607.3

    Latency was measured “one-way, door-to-door”: Using RTL simulation we count the number of clock cycles it takes from sending payload data from one MLE NPAP instance (TX) via the full MLE NPAP kernel until the other instance of MLE NPAP instance receives that payload data (RX). Here the system-level block diagram:

    Obviously, increasing the NPAP clock frequency will reduce latency for asynchronous NPAP subsystems. More information on dependable latency numbers can be found in our Technical Brief “Myth-Busting Latency Numbers for TCP Offload Engines.”