Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE

      News

      MLE continues to work with a wide range of partners to develop advanced FPGA-based networking and storage applications, as well as to share our experience and latest research results in seminars as well as webinars. Here we share our latest news and events.

      MLE NPAC-40G Now Runs CORUNDUM System Stack

      MLE NPAC-40G Now Runs CORUNDUM System Stack

      Apr 8, 20222 years ago

      MLE has ported and tested a full system stack based on CORUNDUM for NPAC-KETCH, CORUNDUM is a vendor-neutral open source high-performance FPGA-based SmartNIC development platform. NPAC-KETCH is a FHHL PCIe…

      MLE NPAC-40G – A Cost-Efficient PCIe SmartNIC Solution

      MLE NPAC-40G – A Cost-Efficient PCIe SmartNIC Solution

      Apr 8, 20222 years ago

      MLE has partnered with Fraunhofer HHI and Elemaster Germany to provide the industry-proven TCP/UDP/IP Network Protocol Accelerator Platform (NPAP) in form of NPAC-40G, a PCIe Network Protocol Accelerator Card. NPAC-40G…

      MLE Releases NPAP TCP/UDP/IP Stack Version 1.8.0

      MLE Releases NPAP TCP/UDP/IP Stack Version 1.8.0

      Apr 8, 20222 years ago

      MLE has released Version 1.8.0 of NPAP, the TCP/UDP/IP Full Accelerator from Fraunhofer HHI. Changes include fixes for UDP, padding for Ethernet frames smaller than 60 Bytes and an increase…

      CORUNDUM Project Releases AMD/Xilinx Zynq MPSoC Support

      CORUNDUM Project Releases AMD/Xilinx Zynq MPSoC Support

      Apr 7, 20222 years ago

      CORUNDUM, the open source In-Network Compute Platform hosted on Github now supports the integrated ARM A53 Processing System of AMD/Xilinx Zynq UltraScale+ MPSoC FPGA. Based on key contributions from MLE…

      MLE Integrates CORUNDUM MQNIC Support into DPDK

      MLE Integrates CORUNDUM MQNIC Support into DPDK

      Mar 30, 20222 years ago

      MLE has integrated support for the CORUNDUM project’s MQNIC into the open source Data Plane Development Kit. MQNIC is the open source network interface card within CORUNDUM, the open source…

      MLE Presents at SmartNICsSummit 2022

      MLE Presents at SmartNICsSummit 2022

      Mar 23, 20222 years ago

      At SmartNICsSummit 2022, MLE will present “Platform Choices for FPGA-Based In-Network Compute Acceleration” which is joint work with the Corundum project and Fraunhofer HHI. SmartNICs and Function Accelerator Cards address performance…

      MLE NVMe Streamer Passes PCIe 4.0 Testing

      MLE NVMe Streamer Passes PCIe 4.0 Testing

      Mar 15, 20222 years ago

      MLE has successfully tested NVMe Streamer a so-called Full Accelerator NVMe host subsystem for PCIe 4.0. Test setup was the Xilinx ZCU216 Development Kit featuring Zynq UltraScale+ RFSoC Gen3, and…

      Fraunhofer IPMS and MLE Present at Automotive Ethernet Congress, June 1-2, 2022

      Fraunhofer IPMS and MLE Present at Automotive Ethernet Congress, June 1-2, 2022

      Mar 7, 20222 years ago

      At the Automotive Ethernet Congress 2022, on June 2nd we present "Zone-Based Automotive Backbone" a.k.a. Auto/TSN which is joint work between MLE and Fraunhofer IPMS on how to combine TSN…

      NPAP RTL Simulation Demonstrates Low-Latency TCP/IP

      NPAP RTL Simulation Demonstrates Low-Latency TCP/IP

      Mar 5, 20222 years ago

      MLE has complemented NPAP, the TCP/UDP/IP Full Accelerator from Fraunhofer HHI, with an RTL Simulation environment for Xilinx Vivado ISim and for the Questa Advanced Simulator from Siemens EDA. This…

      MLE & Intel PSG Optimize NPAP for Intel HyperFlex Architecture

      MLE & Intel PSG Optimize NPAP for Intel HyperFlex Architecture

      Feb 19, 20222 years ago

      As the outcome of joint engineering collaboration between Intel PSG and MLE Germany, an new version of NPAP, the TCP/UDP/IP Full Accelerator from Fraunhofer HHI was released by MLE. This…