Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.

    X
    CONTACT MLE
    CONTACT MLE
    Please fill in the form and your requirements below, and our team will contact you soon.

      X
      CONTACT MLE

      High-Level Synthesis for Intel and Xilinx FPGAs

      News

      High-Level Synthesis (HLS) is a formidable way to design Domain Specific Architecture blocks in FPGA and can enable “cross-compilation” between different FPGA device families and FPGA device vendors. Please read Technical Brief MLE-TB20210707 “High-Level Synthesis for Intel and Xilinx FPGAs“, which describes our findings when using HLS to accelerate a telecommunications network protocol accelerator with FPGA.