Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      X
      CONTACT MLE

      # TCP/IP

      10 GigE TCP/IP Stack for High-Speed Camera Transport

      10 GigE TCP/IP Stack for High-Speed Camera Transport

      Jul 7, 2022 3 years ago

      Presentation at FPGA Conference Europe in Munich, Germany, July 5-7, 2022 MLE presents NPAP, a TCP/IP full accelerator from Fraunhofer HHI, for use in Multi-Gigabit High-Speed Camera Image Transport. With…

      NPAP RTL Simulation Demonstrates Low-Latency TCP/IP

      NPAP RTL Simulation Demonstrates Low-Latency TCP/IP

      Mar 5, 2022 4 years ago

      MLE has complemented NPAP, the TCP/UDP/IP Full Accelerator from Fraunhofer HHI, with an RTL Simulation environment for Xilinx Vivado ISim and for the Questa Advanced Simulator from Siemens EDA. This…

      MLE Supports PCO with TCP/IP for Camera Systems

      MLE Supports PCO with TCP/IP for Camera Systems

      Sep 16, 2021 4 years ago

      MLE has been providing to PCO a connectivity solution based on the Network Protocol Acceleration Platform from Fraunhofer HHI. The key objective is to scale along with increasing image sensor…

      MLE Releases Update V1.4.9 for 10/25/40/50G TCP/IP Stack

      MLE Releases Update V1.4.9 for 10/25/40/50G TCP/IP Stack

      May 19, 2020 6 years ago

      Missing Link Electronics (MLE) has released update V1.4.9 for the network acceleration technology from German Fraunhofer Heinrich-Hertz-Institute. Changes include various fixes for corner cases and to enhance support for the…

      Heterogeneous Multi-Processing for Software-Defined Multi-Tiered Storage Architectures

      Heterogeneous Multi-Processing for Software-Defined Multi-Tiered Storage Architectures

      Sep 15, 2017 8 years ago

      Presentation at the SNIA Storage Developers Conference 2017 in Santa Clara, CA. A Xilinx Zynq Ultrascale+ based hybrid memory system mixing NVMe drives and DRAM to deliver multi-terabyte object store…

      PXI Express over IP

      PXI Express over IP

      Mar 7, 2017 9 years ago

      Published article in the current edition of www.all-electronics.de. PXI Express over IP allows the connection of PXI-Modules with existing ethernet networks. It is based on the technology of Fraunhofer HHI…

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      Dec 14, 2015 10 years ago

      Presentation at the DESY MTCA Workshop for Industry and Research in Hamburg Hardware-acceleration of networking protocol stacks, enabled to be optimized for specific applications and underlying network protocols, going beyond…