MLE presents “High-Level Synthesis for FPGA Implementation of Network Protocols” – to demonstrate the benefits of using Xilinx Vivado HLS for implementing network protocols and accelerators efficiently in the Zynq All-Programmable SoC. See Session 17/II at the Embedded World Conference 2015.