Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE

      Technical Publications

      MLE has been invited to numerous international seminars and webinars to share our experience in FPGA development using advanced PCI Express, TCP/UDP/IP stacks, and low-latency IP-core technologies for network and storage acceleration. Here we share the full technical articles and slides of the up-to-date presentations.

      Sensor Fusion and Data-in-Motion Processing for Autonomous Vehicles

      Sensor Fusion and Data-in-Motion Processing for Autonomous Vehicles

      Jun 1, 20195 years ago

      Presentation at PCI-SIG Developers Conference 2019 in Santa Clara, CA Using PCIe Non-Transparent Bridging to connect multiple CPUs/GPUs/SoCs/FPGAs within an automotive ECU. This heterogeneous architecture meets tight Size-Weight-and-Power requirements and…

      Network Protocol Acceleration with CAPI SNAP

      Network Protocol Acceleration with CAPI SNAP

      Oct 4, 20185 years ago

      Presentation at IBM OpenPOWER Summit Europe 2018 in Amsterdam, NL. Addressing Network Protocol Acceleration for IBM OpenPOWER Power8 and Power9 with the Coherent Accelerator Processor Interface (CAPI) Storage, Networking and…

      PCIe Range Extension via Robust, Long Reach Protocol Tunnels

      PCIe Range Extension via Robust, Long Reach Protocol Tunnels

      Jun 1, 20186 years ago

      Presentation at PCI-SIG Developers Conference 2018 in Santa Clara, CA Protocol tunnels based on technology from German Fraunhofer Heinrich-Hertz Institute can extend the reach of PCIe connectivityto build systems-of-systems, for…

      Heterogeneous Multi-Processing for Software-Defined Multi-Tiered Storage Architectures

      Heterogeneous Multi-Processing for Software-Defined Multi-Tiered Storage Architectures

      Sep 15, 20176 years ago

      Presentation at the SNIA Storage Developers Conference 2017 in Santa Clara, CA. A Xilinx Zynq Ultrascale+ based hybrid memory system mixing NVMe drives and DRAM to deliver multi-terabyte object store…

      PXI Express over IP

      PXI Express over IP

      Mar 7, 20177 years ago

      Published article in the current edition of www.all-electronics.de. PXI Express over IP allows the connection of PXI-Modules with existing ethernet networks. It is based on the technology of Fraunhofer HHI…

      Programming Reconfigurable Devices

      Programming Reconfigurable Devices

      Feb 3, 20177 years ago

      Programming Reconfigurable Devices via FPGA Regions & Device Tree Overlays  A technical presentation given by Dipl.-Ing. Ulrich Langenbach and M.Sc. Stefan Wiehler at FOSDEM 2017. A User View Benchmark on…

      Heterogeneous Architectures for Implementation of High-capacity Hyper-converged Storage Devices

      Heterogeneous Architectures for Implementation of High-capacity Hyper-converged Storage Devices

      Sep 20, 20167 years ago

      Presentation at the SNIA Storage Developers Conference 2016 in Santa Clara, CA.   A Xilinx Zynq Ultrascale+ based hybrid memory system mixing NVMe drives and DRAM to deliver multi-terabyte object store…

      PCI Express over IP, Accelerated – A Low Latency Fabric for System-of-Systems

      PCI Express over IP, Accelerated – A Low Latency Fabric for System-of-Systems

      Feb 17, 20168 years ago

      PCIe over IP – Slides Download Presentation at Session 18/II of the Embedded World Conference 2016 in Nuremberg FPGA-based full accelerators enable reliable tunneling of PCI Express of existing LAN.…

      Designing FPGA-Accelerators for Linux Software Using High-Level Synthesis

      Designing FPGA-Accelerators for Linux Software Using High-Level Synthesis

      Feb 17, 20168 years ago

      Presentation at Session 18/II of the Embedded World Conference 2016 in Nuremberg High-Level Synthesis facilitates a new, efficient design methodology to accelerate (legacy) software with FPGA-based hardware accelerators. (download slides)…

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      Dec 14, 20158 years ago

      Presentation at the DESY MTCA Workshop for Industry and Research in Hamburg Hardware-acceleration of networking protocol stacks, enabled to be optimized for specific applications and underlying network protocols, going beyond…