Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE

      Technical Publications

      MLE has been invited to numerous international seminars and webinars to share our experience in FPGA development using advanced PCI Express, TCP/UDP/IP stacks, and low-latency IP-core technologies for network and storage acceleration. Here we share the full technical articles and slides of the up-to-date presentations.

      PCI Express over IP, Accelerated – A Low Latency Fabric for System-of-Systems

      PCI Express over IP, Accelerated – A Low Latency Fabric for System-of-Systems

      Feb 17, 20168 years ago

      PCIe over IP – Slides Download Presentation at Session 18/II of the Embedded World Conference 2016 in Nuremberg FPGA-based full accelerators enable reliable tunneling of PCI Express of existing LAN.…

      Designing FPGA-Accelerators for Linux Software Using High-Level Synthesis

      Designing FPGA-Accelerators for Linux Software Using High-Level Synthesis

      Feb 17, 20168 years ago

      Presentation at Session 18/II of the Embedded World Conference 2016 in Nuremberg High-Level Synthesis facilitates a new, efficient design methodology to accelerate (legacy) software with FPGA-based hardware accelerators. (download slides)…

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      FPGA-Based Hardware Accelerators for 10/40 GigE TCP/IP and Other Protocols

      Dec 14, 20159 years ago

      Presentation at the DESY MTCA Workshop for Industry and Research in Hamburg Hardware-acceleration of networking protocol stacks, enabled to be optimized for specific applications and underlying network protocols, going beyond…

      Langzeitverfügbarkeit mit All-Programmable SoCs

      Langzeitverfügbarkeit mit All-Programmable SoCs

      Sep 28, 20159 years ago

      Presentation at the IHK Erfa-Kreis Embedded Systems (German Chamber of Commerce) in Augsburg Presenting benefits of FPGA technology for controlling bill of materials in industrial use cases. (download slides)  

      Testkonzepte für FPGA/ASIC-Entwicklung

      Testkonzepte für FPGA/ASIC-Entwicklung

      Sep 25, 20159 years ago

      Presentation at the Test-Engineering-Day in Neu-Ulm 2015 Agile design and testing/verification of FPGA and ASIC hardware components. (download slides)  

      High-Level Synthesis for FPGA Implementation of Network Protocols

      High-Level Synthesis for FPGA Implementation of Network Protocols

      Feb 24, 20159 years ago

      Presentation at the Embedded World Conference 2015 Combining network protocol acceleration technology from Fraunhofer HHI with Vivado HLS for programming Xilinx Zynq All Programmable SoC. (download slides)  

      Beschleunigen von Algorithmen mit Vivado HLS auf dem Xilinx Zynq

      Beschleunigen von Algorithmen mit Vivado HLS auf dem Xilinx Zynq

      Oct 1, 201410 years ago

      Presentation at the Konferenz für ARM-Systementwicklung 2014 High-Level-Synthesis Design for Xilinx Zynq Accelerators with Vivado HLS (in German). (download slides)  

      Low-Latency Solutions for Storage-Hungry Embedded Applications

      Low-Latency Solutions for Storage-Hungry Embedded Applications

      Aug 1, 201410 years ago

      Presentation at Flash Memory Summit 2014 A case for low-latency Ethernet connectivity for Solid-State Disks (SSD). (download slides)

      A synthesis strategy for nonlinear model predictive controller on FPGA

      A synthesis strategy for nonlinear model predictive controller on FPGA

      Jul 9, 201410 years ago

      2014 UKACC International Conference on Control An implementation strategy of nonlinear model predictive controller for FPGA systems using high-level synthesis of a real-time MPC algorithm by means of the Xilinx…

      Analog Solutions for Smart Products

      Analog Solutions for Smart Products

      Mar 15, 201410 years ago

      Presentation at Embedded Conference 2014 How FPGAs support analog input without a dedicated Analog-to-Digital Converter (ADC). (download slides)