Please fill in the form below, so we can support you in your request.
Please fill in the form below, so we can support you in your request.


    ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

    By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

    X
    CONTACT MLE
    CONTACT MLE
    We are glad that you preferred to contact us. Please fill our short form and one of our friendly team members will contact you back.


      ASICAMD (Xilinx)AchronixIntel (Altera)LatticeMicrochip (MicroSemi)Other

      By submitting this form you are consenting to being contacted by the MLE via email and receiving marketing information.

      X
      CONTACT MLE

      # TCP/IP

      MLE Participates at AMD/Xilinx Security Working Group 2023

      MLE Participates at AMD/Xilinx Security Working Group 2023

      Nov 28, 20233 months ago

      The AMD-Xilinx Security Working Group takes place face-to-face in Munich, Germany, from December 5-6, 2023. Presentations include the latest security features in Versal ACAP and updates for the product roadmap.…

      MLE and Trenz Verify the AMD Versal™ AI Edge Device and Accelerate Networking and Storage with 10G/25G/50G/100G TCP/IP Core

      MLE and Trenz Verify the AMD Versal™ AI Edge Device and Accelerate Networking and Storage with 10G/25G/50G/100G TCP/IP Core

      Sep 20, 20235 months ago

      MLE and Trenz Electronic, both Premier Members of the AMD Adaptive Computing Partner Program, have collaborated and worked on Trenz’s new TE0950 AMD Versal™ AI Edge Evalboard to provide an…

      How Bad is TCP? (And What Are the Alternatives?)

      How Bad is TCP? (And What Are the Alternatives?)

      Sep 20, 20235 months ago

      Presentation at SNIA Storage Developers Conference, Fremont, CA, Sept. 18-21, 2023 Tail latencies in networking tend to worry us all, whether we implement distributed storage and compute or whether we…

      Advantages of Using TCP for GigE Vision Devices

      Advantages of Using TCP for GigE Vision Devices

      May 12, 202310 months ago

      Allied Vision Technologies GmbH in Stadtroda, Germany, has worked with Missing Link Electronics (MLE) to integrate and to optimize MLE NPAP, the TCP/UDP/IP Full Accelerator Stack from Fraunhofer HHI, into…

      10 GigE TCP/IP Stack for High-Speed Camera Transport

      10 GigE TCP/IP Stack for High-Speed Camera Transport

      Jul 7, 20222 years ago

      Presentation at FPGA Conference Europe in Munich, Germany, July 5-7, 2022 MLE presents NPAP, a TCP/IP full accelerator from Fraunhofer HHI, for use in Multi-Gigabit High-Speed Camera Image Transport. With…

      NPAP RTL Simulation Demonstrates Low-Latency TCP/IP

      NPAP RTL Simulation Demonstrates Low-Latency TCP/IP

      Mar 5, 20222 years ago

      MLE has complemented NPAP, the TCP/UDP/IP Full Accelerator from Fraunhofer HHI, with an RTL Simulation environment for Xilinx Vivado ISim and for the Questa Advanced Simulator from Siemens EDA. This…

      Real-time Parallel Voice, Data and Video Streams in Defense System Solutions

      Real-time Parallel Voice, Data and Video Streams in Defense System Solutions

      Feb 24, 20222 years ago

      Elbit Systems Deutschland is a vendor for mobile high performance communications and tactical data links. This allows parallel voice, data and video streams in real time. Furthermore, Elbit Systems Deutschland…

      MLE Supports PCO with TCP/IP for Camera Systems

      MLE Supports PCO with TCP/IP for Camera Systems

      Sep 16, 20212 years ago

      MLE has been providing to PCO a connectivity solution based on the Network Protocol Acceleration Platform from Fraunhofer HHI. The key objective is to scale along with increasing image sensor…

      MLE Releases Update V1.4.9 for 10/25/40/50G TCP/IP Stack

      MLE Releases Update V1.4.9 for 10/25/40/50G TCP/IP Stack

      May 19, 20204 years ago

      Missing Link Electronics (MLE) has released update V1.4.9 for the network acceleration technology from German Fraunhofer Heinrich-Hertz-Institute. Changes include various fixes for corner cases and to enhance support for the…

      Heterogeneous Multi-Processing for Software-Defined Multi-Tiered Storage Architectures

      Heterogeneous Multi-Processing for Software-Defined Multi-Tiered Storage Architectures

      Sep 15, 20176 years ago

      Presentation at the SNIA Storage Developers Conference 2017 in Santa Clara, CA. A Xilinx Zynq Ultrascale+ based hybrid memory system mixing NVMe drives and DRAM to deliver multi-terabyte object store…